OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [log/] [complie.log] - Blame information for rev 79

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 78 dinesha
Model Technology ModelSim Microsemi vlog 2020.3 Compiler 2020.07 Jul 13 2020
2 79 dinesha
Start time: 10:32:15 on Dec 22,2022
3 78 dinesha
vlog -work work "+define+SFLASH_SPDUP" -sv "+incdir+../defs" "+incdir+../../rtl/defs" "+incdir+../../rtl/8051" "+incdir+../agents/spi" "+incdir+../agents/spi/st_m25p20a" "+incdir+../agents/ethernet" "+incdir+../lib" "+incdir+../testcase" "+incdir+../tb" time_scale.v ../tb/tb_top.v ../../verif/agents/ethernet/tb_eth_top.v ../../verif/agents/ethernet/tb_mii.v ../../verif/agents/ethernet/tb_rmii.v ../../verif/agents/uart/uart_agent.v ../../verif/agents/spi/atmel/AT45DBXXX_v2.0.3.v ../../verif/agents/spi/st_m25p20a/acdc_check.v ../../verif/agents/spi/st_m25p20a/internal_logic.v ../../verif/agents/spi/st_m25p20a/memory_access.v ../../verif/agents/spi/st_m25p20a/M25P20.v ../../verif/model/oc8051_xram.v ../../verif/model/oc8051_xrom.v ../../rtl/core/digital_core.v ../../rtl/gmac/top/g_mac_top.v ../../rtl/gmac/mac/dble_reg.v ../../rtl/gmac/mac/g_tx_fsm.v ../../rtl/gmac/mac/g_deferral.v ../../rtl/gmac/mac/g_tx_top.v ../../rtl/gmac/mac/g_rx_fsm.v ../../rtl/gmac/mac/g_cfg_mgmt.v ../../rtl/gmac/mac/s2f_sync.v ../../rtl/gmac/mac/g_md_intf.v ../../rtl/gmac/mac/g_deferral_rx.v ../../rtl/gmac/mac/g_rx_top.v ../../rtl/gmac/mac/g_mii_intf.v ../../rtl/gmac/mac/g_mac_core.v ../../rtl/gmac/ctrl/eth_parser.v ../../rtl/gmac/crc32/g_rx_crc32.v ../../rtl/gmac/crc32/g_tx_crc32.v ../../rtl/lib/g_dpath_ctrl.v ../../rtl/spi/spi_core.v ../../rtl/spi/spi_ctl.v ../../rtl/spi/spi_if.v ../../rtl/spi/spi_cfg.v ../../rtl/uart/uart_rxfsm.v ../../rtl/uart/uart_txfsm.v ../../rtl/uart/uart_core.v ../../rtl/uart/uart_cfg.v ../../rtl/clkgen/clkgen.v ../../rtl/lib/clk_ctl.v ../../rtl/lib/wb_crossbar.v ../../rtl/lib/wb_rd_mem2mem.v ../../rtl/lib/wb_wr_mem2mem.v ../../rtl/8051/oc8051_top.v ../../rtl/8051/oc8051_rom.v ../../rtl/8051/oc8051_alu_src_sel.v ../../rtl/8051/oc8051_alu.v ../../rtl/8051/oc8051_decoder.v ../../rtl/8051/oc8051_divide.v ../../rtl/8051/oc8051_multiply.v ../../rtl/8051/oc8051_memory_interface.v ../../rtl/8051/oc8051_ram_top.v ../../rtl/8051/oc8051_acc.v ../../rtl/8051/oc8051_comp.v ../../rtl/8051/oc8051_sp.v ../../rtl/8051/oc8051_dptr.v ../../rtl/8051/oc8051_cy_select.v ../../rtl/8051/oc8051_psw.v ../../rtl/8051/oc8051_indi_addr.v ../../rtl/8051/oc8051_ports.v ../../rtl/8051/oc8051_b_register.v ../../rtl/8051/oc8051_uart.v ../../rtl/8051/oc8051_int.v ../../rtl/8051/oc8051_tc.v ../../rtl/8051/oc8051_tc2.v ../../rtl/8051/oc8051_sfr.v ../../rtl/8051/oc8051_ram_256x8_two_bist.v -v ../../rtl/lib/registers.v -v ../../rtl/lib/stat_counter.v -v ../../rtl/lib/toggle_sync.v -v ../../rtl/lib/double_sync_low.v -v ../../rtl/lib/async_fifo.v
4
-- Compiling module tb_top
5
-- Compiling module tb_glbl
6
-- Compiling module tb_eth_top
7
-- Compiling module tb_mii
8
-- Compiling module tb_rmii
9
-- Compiling module uart_agent
10
-- Compiling module AT45DB321
11
-- Compiling module acdc_check
12
-- Compiling module internal_logic
13
-- Compiling module memory_access
14
-- Compiling module m25p20
15
-- Compiling module oc8051_xram
16
-- Compiling module oc8051_xrom
17
-- Compiling module digital_core
18
-- Compiling module g_mac_top
19
-- Compiling module half_dup_dble_reg
20
-- Compiling module g_tx_fsm
21
-- Compiling module g_deferral
22
-- Compiling module g_tx_top
23
-- Compiling module g_rx_fsm
24
-- Compiling module g_cfg_mgmt
25
-- Compiling module s2f_sync
26
-- Compiling module g_md_intf
27
-- Compiling module g_deferral_rx
28
-- Compiling module g_rx_top
29
-- Compiling module g_mii_intf
30
-- Compiling module g_mac_core
31
-- Compiling module g_eth_parser
32
-- Compiling module g_rx_crc32
33
-- Compiling module g_tx_crc32
34
-- Compiling module g_dpath_ctrl
35
-- Compiling module spi_core
36
-- Compiling module spi_ctl
37
-- Compiling module spi_if
38
-- Compiling module spi_cfg
39
-- Compiling module uart_rxfsm
40
-- Compiling module uart_txfsm
41
-- Compiling module uart_core
42
-- Compiling module uart_cfg
43
-- Compiling module clkgen
44
-- Compiling module clk_ctl
45
-- Compiling module wb_crossbar
46
-- Compiling module wb_rd_mem2mem
47
-- Compiling module wb_wr_mem2mem
48
-- Compiling module oc8051_top
49
-- Compiling module oc8051_rom
50
-- Compiling module oc8051_alu_src_sel
51
-- Compiling module oc8051_alu
52
-- Compiling module oc8051_decoder
53
-- Compiling module oc8051_divide
54
-- Compiling module oc8051_multiply
55
-- Compiling module oc8051_memory_interface
56
-- Compiling module oc8051_ram_top
57
-- Compiling module oc8051_acc
58
-- Compiling module oc8051_comp
59
-- Compiling module oc8051_sp
60
-- Compiling module oc8051_dptr
61
-- Compiling module oc8051_cy_select
62
-- Compiling module oc8051_psw
63
-- Compiling module oc8051_indi_addr
64
-- Compiling module oc8051_ports
65
-- Compiling module oc8051_b_register
66
-- Compiling module oc8051_uart
67
-- Compiling module oc8051_int
68
-- Compiling module oc8051_tc
69
-- Compiling module oc8051_tc2
70
-- Compiling module oc8051_sfr
71
-- Compiling module oc8051_ram_256x8_two_bist
72
-- Scanning library file '../../rtl/lib/registers.v'
73
-- Compiling module req_register
74
-- Compiling module stat_register
75
-- Compiling module generic_register
76
-- Compiling module generic_intr_stat_reg
77
-- Scanning library file '../../rtl/lib/stat_counter.v'
78
-- Compiling module stat_counter
79
-- Scanning library file '../../rtl/lib/toggle_sync.v'
80
-- Compiling module toggle_sync
81
-- Scanning library file '../../rtl/lib/double_sync_low.v'
82
-- Compiling module double_sync_low
83
-- Scanning library file '../../rtl/lib/async_fifo.v'
84
-- Compiling module async_fifo
85
-- Scanning library file '../../rtl/lib/registers.v'
86
-- Compiling module bit_register
87
 
88
Top level modules:
89
        tb_top
90
        oc8051_rom
91
        oc8051_uart
92 79 dinesha
End time: 10:32:15 on Dec 22,2022, Elapsed time: 0:00:00
93 78 dinesha
Errors: 0, Warnings: 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.