OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [vhdl/] [sim/] [ghdl/] [uart2BusTop_bin_tb.sav] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 smuller
[*]
2
[*] GTKWave Analyzer v3.3.45 (w)1999-2012 BSI
3
[*] Mon Jul 22 09:26:49 2013
4
[*]
5
[dumpfile] "/dev/shm/uart2BusTop_bin_tb.fst"
6
[dumpfile_mtime] "Mon Jul 22 09:26:41 2013"
7
[dumpfile_size] 146929
8
[savefile] "/run/media/smuller/DATA/Projects/uart2bus/sim/ghdl/uart2BusTop_bin_tb.sav"
9
[timestart] 0
10
[size] 1680 974
11
[pos] -1 -1
12
*-38.645287 83900000000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[sst_width] 210
14
[signals_width] 255
15
[sst_expanded] 1
16
[sst_vpaned_height] 286
17
@28
18
uut.clr
19
uut.clk
20
@200
21
-Asynchronous serial link
22
@28
23
uut.serin
24
uut.serout
25
@200
26
-Internal bus
27
@22
28
intaddress[7:0]
29
intrddata[7:0]
30
@28
31
intread
32
@22
33
intwrdata[7:0]
34
@28
35
intwrite
36
@200
37
-Other internal signals
38
@28
39
newrxdata
40
@23
41
recvdata[7:0]
42
[pattern_trace] 1
43
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.