Subversion Repositories uart2bus_testbench

//----------------------------------------------------------------------

//   Copyright 2010 Synopsys, Inc.

//   Copyright 2010 Mentor Graphics Corporation

//   All Rights Reserved Worldwide

//

//   Licensed under the Apache License, Version 2.0 (the

//   "License"); you may not use this file except in

//   compliance with the License.  You may obtain a copy of

//   the License at

//

//       http://www.apache.org/licenses/LICENSE-2.0

//

//   Unless required by applicable law or agreed to in

//   writing, software distributed under the License is

//   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR

//   CONDITIONS OF ANY KIND, either express or implied.  See

//   the License for the specific language governing

//   permissions and limitations under the License.

//----------------------------------------------------------------------

//------------------------

// File: Register Defines

//------------------------

// Macro: `UVM_REG_ADDR_WIDTH

//

// Maximum address width in bits

//

// Default value is 64. Used to define the  type.

//

`ifndef UVM_REG_ADDR_WIDTH

 `define UVM_REG_ADDR_WIDTH 64

`endif

// Macro: `UVM_REG_DATA_WIDTH

//

// Maximum data width in bits

//

// Default value is 64. Used to define the  type.

//

`ifndef UVM_REG_DATA_WIDTH

 `define UVM_REG_DATA_WIDTH 64

`endif

// Macro: `UVM_REG_BYTENABLE_WIDTH

//

// Maximum number of byte enable bits

//

// Default value is one per byte in <`UVM_REG_DATA_WIDTH>.

// Used to define the  type.

//

`ifndef UVM_REG_BYTENABLE_WIDTH

  `define UVM_REG_BYTENABLE_WIDTH ((`UVM_REG_DATA_WIDTH-1)/8+1)

`endif

// Macro: `UVM_REG_CVR_WIDTH

//

// Maximum number of bits in a  coverage model set.

//

// Default value is 32.

//

`ifndef UVM_REG_CVR_WIDTH

 `define UVM_REG_CVR_WIDTH 32

`endif