OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] [tb/] [uvm_src/] [tlm2/] [uvm_tlm2_defines.svh] - Blame information for rev 16

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 HanySalah
//----------------------------------------------------------------------
2
//   Copyright 2010 Mentor Graphics Corporation
3
//   Copyright 2010 Synopsys, Inc.
4
//   All Rights Reserved Worldwide
5
//
6
//   Licensed under the Apache License, Version 2.0 (the
7
//   "License"); you may not use this file except in
8
//   compliance with the License.  You may obtain a copy of
9
//   the License at
10
//
11
//       http://www.apache.org/licenses/LICENSE-2.0
12
//
13
//   Unless required by applicable law or agreed to in
14
//   writing, software distributed under the License is
15
//   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
16
//   CONDITIONS OF ANY KIND, either express or implied.  See
17
//   the License for the specific language governing
18
//   permissions and limitations under the License.
19
//----------------------------------------------------------------------
20
 
21
//----------------------------------------------------------------------
22
// Title: Interface Masks
23
//
24
// Each of the following macros is a mask that identifies which
25
// interfaces a particular port requires or export provides.  The
26
// interfaces are identified by bit position and can be OR'ed together
27
// for combination ports/exports.  The mask is used to do run-time
28
// interface type checking of port/export connections.
29
//----------------------------------------------------------------------
30
 
31
// MACRO: `UVM_TLM_NB_FW_MASK
32
//
33
// Define Non blocking Forward mask onehot assignment = 'b001
34
`define UVM_TLM_NB_FW_MASK  (1<<0)
35
 
36
// MACRO: `UVM_TLM_NB_BW_MASK
37
//
38
// Define Non blocking backward mask onehot assignment = 'b010
39
`define UVM_TLM_NB_BW_MASK  (1<<1)
40
 
41
// MACRO: `UVM_TLM_B_MASK
42
//
43
// Define blocking mask onehot assignment = 'b100
44
`define UVM_TLM_B_MASK      (1<<2)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.