OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [trunk/] [tb/] [uvm_src/] [tlm2/] [uvm_tlm2_exports.svh] - Blame information for rev 16

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 HanySalah
//----------------------------------------------------------------------
2
//   Copyright 2010 Mentor Graphics Corporation
3
//   Copyright 2010 Synopsys, Inc.
4
//   All Rights Reserved Worldwide
5
//
6
//   Licensed under the Apache License, Version 2.0 (the
7
//   "License"); you may not use this file except in
8
//   compliance with the License.  You may obtain a copy of
9
//   the License at
10
//
11
//       http://www.apache.org/licenses/LICENSE-2.0
12
//
13
//   Unless required by applicable law or agreed to in
14
//   writing, software distributed under the License is
15
//   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
16
//   CONDITIONS OF ANY KIND, either express or implied.  See
17
//   the License for the specific language governing
18
//   permissions and limitations under the License.
19
//----------------------------------------------------------------------
20
 
21
//----------------------------------------------------------------------
22
// Title: TLM2 Export Classes
23
//
24
// This section defines the export classes for connecting TLM2
25
// interfaces.
26
//----------------------------------------------------------------------
27
 
28
 
29
// Class: uvm_tlm_b_transport_export
30
//
31
// Blocking transport export class.
32
 
33
class uvm_tlm_b_transport_export #(type T=uvm_tlm_generic_payload)
34
  extends uvm_port_base #(uvm_tlm_if #(T));
35
  `UVM_EXPORT_COMMON(`UVM_TLM_B_MASK, "uvm_tlm_b_transport_export")
36
  `UVM_TLM_B_TRANSPORT_IMP(this.m_if, T, t, delay)
37
endclass
38
 
39
 
40
 
41
// Class: uvm_tlm_nb_transport_fw_export
42
//
43
// Non-blocking forward transport export class
44
 
45
class uvm_tlm_nb_transport_fw_export #(type T=uvm_tlm_generic_payload,
46
                                   type P=uvm_tlm_phase_e)
47
  extends uvm_port_base #(uvm_tlm_if #(T,P));
48
  `UVM_EXPORT_COMMON(`UVM_TLM_NB_FW_MASK, "uvm_tlm_nb_transport_fw_export")
49
  `UVM_TLM_NB_TRANSPORT_FW_IMP(this.m_if, T, P, t, p, delay)
50
endclass
51
 
52
 
53
 
54
// Class: uvm_tlm_nb_transport_bw_export
55
//
56
// Non-blocking backward transport export class
57
 
58
class uvm_tlm_nb_transport_bw_export #(type T=uvm_tlm_generic_payload,
59
                                   type P=uvm_tlm_phase_e)
60
  extends uvm_port_base #(uvm_tlm_if #(T,P));
61
   // Function: new
62
  `UVM_EXPORT_COMMON(`UVM_TLM_NB_BW_MASK, "uvm_tlm_nb_transport_bw_export")
63
  `UVM_TLM_NB_TRANSPORT_BW_IMP(this.m_if, T, P, t, p, delay)
64
endclass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.