OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [classtest_uart__communication__block_1_1behavior.tex] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 leonardoar 
\section{behavior Architecture Reference}
2 
\label{classtest_uart__communication__block_1_1behavior}\index{behavior@{behavior}}
3 
 
4 
 
5 
Test communication block.
6 
 
7 
 
8 
\\*
9 
\\*
10 
\subsection*{Processes}
11 
 \begin{DoxyCompactItemize}
12 
\item
13 
{\bf clk\-\_\-process}{\bfseries  (  )}\label{classtest_uart__communication__block_1_1behavior_ac5bb218131b813f7908ec89476b31fca}
14 
 
15 
\item
16 
{\bf stim\-\_\-proc}{\bfseries  (  )}\label{classtest_uart__communication__block_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}
17 
 
18 
\end{DoxyCompactItemize}
19 
\subsection*{Components}
20 
 \begin{DoxyCompactItemize}
21 
\item
22 
{\bf uart\-\_\-communication\-\_\-blocks}  {\bfseries }
23 
\begin{DoxyCompactList}\small\item\em Global reset. \end{DoxyCompactList}\end{DoxyCompactItemize}
24 
\subsection*{Constants}
25 
 \begin{DoxyCompactItemize}
26 
\item
27 
{\bf clk\-\_\-period} {\bfseries time  \-:=  20  ns } \label{classtest_uart__communication__block_1_1behavior_a8252996498fe95d9d966fbb376552eaf}
28 
 
29 
\end{DoxyCompactItemize}
30 
\subsection*{Signals}
31 
 \begin{DoxyCompactItemize}
32 
\item
33 
{\bf rst} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__communication__block_1_1behavior_a248880720a09137a5e04e70521001f1b}
34 
 
35 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
36 
{\bf clk} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__communication__block_1_1behavior_a558455b32aceac51fe4f45fc29deeda2}
37 
 
38 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
39 
{\bf cycle\-\_\-wait\-\_\-baud} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \label{classtest_uart__communication__block_1_1behavior_a4c08915531add3ce903585abd8aa7c32}
40 
 
41 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
42 
{\bf byte\-\_\-tx} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \label{classtest_uart__communication__block_1_1behavior_a51999b58f4bf8bec91d41e23ba241e9f}
43 
 
44 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
45 
{\bf serial\-\_\-in} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__communication__block_1_1behavior_aa9ffae81538ad5181d6c756c3cd7df2e}
46 
 
47 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
48 
{\bf start\-\_\-tx} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__communication__block_1_1behavior_acc9c08fe2957eb6987969db4ad32eb3f}
49 
 
50 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
51 
{\bf byte\-\_\-rx} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  ) } \label{classtest_uart__communication__block_1_1behavior_a1e6d0e7b0a499eb191f1739ac27a3ee9}
52 
 
53 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
54 
{\bf data\-\_\-sent\-\_\-tx} {\bfseries std\-\_\-logic } \label{classtest_uart__communication__block_1_1behavior_a8f1ff141670d1dee066d28d88e7c7332}
55 
 
56 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
57 
{\bf data\-\_\-received\-\_\-rx} {\bfseries std\-\_\-logic } \label{classtest_uart__communication__block_1_1behavior_a0754d26733fa0f39b326e8baddca869a}
58 
 
59 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
60 
{\bf serial\-\_\-out} {\bfseries std\-\_\-logic } \label{classtest_uart__communication__block_1_1behavior_af282f34f154c9704a0f28c8f5a95123b}
61 
 
62 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\end{DoxyCompactItemize}
63 
\subsection*{Instantiations}
64 
 \begin{DoxyCompactItemize}
65 
\item
66 
{\bf uut}  {\bfseries uart\-\_\-communication\-\_\-blocks}   \label{classtest_uart__communication__block_1_1behavior_a1619316ad715601eb5d3559db829ac05}
67 
 
68 
\begin{DoxyCompactList}\small\item\em Instantiate the Unit Under Test (U\-U\-T) \end{DoxyCompactList}\end{DoxyCompactItemize}
69 
 
70 
 
71 
\subsection{Detailed Description}
72 
Test communication block.
73 
 
74 
This will include all blocks used in uart (transmiter, receiver, baud generator)
75 
 
76 
Definition at line 18 of file test\-Uart\-\_\-communication\-\_\-block.\-vhd.
77 
 
78 
 
79 
 
80 
\subsection{Member Data Documentation}
81 
\index{test\-Uart\-\_\-communication\-\_\-block\-::behavior@{test\-Uart\-\_\-communication\-\_\-block\-::behavior}!uart\-\_\-communication\-\_\-blocks@{uart\-\_\-communication\-\_\-blocks}}
82 
\index{uart\-\_\-communication\-\_\-blocks@{uart\-\_\-communication\-\_\-blocks}!testUart_communication_block::behavior@{test\-Uart\-\_\-communication\-\_\-block\-::behavior}}
83 
\subsubsection[{uart\-\_\-communication\-\_\-blocks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uart\-\_\-communication\-\_\-blocks} {\bfseries  } \hspace{0.3cm}{\ttfamily  [Component]}}\label{classtest_uart__communication__block_1_1behavior_a18ccf3bd92a7406c724baa00eaa9b168}
84 
 
85 
 
86 
Global reset.
87 
 
88 
Global clock Number of cycles to wait in order to generate desired baud Byte to transmit Byte to receive Indicate that byte has been sent Indicate that we got a byte Uart serial out Uart serial in Initiate transmission
89 
 
90 
Definition at line 22 of file test\-Uart\-\_\-communication\-\_\-block.\-vhd.
91 
 
92 
 
93 
 
94 
The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
95 
\item
96 
E\-:/uart\-\_\-block/hdl/ise\-Project/{\bf test\-Uart\-\_\-communication\-\_\-block.\-vhd}\end{DoxyCompactItemize}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.