Subversion Repositories udp_ip__core

##############################################################

#

# Xilinx Core Generator version K.39

# Date: Thu Feb 04 10:02:26 2010

#

##############################################################

#

#  This file contains the customisation parameters for a

#  Xilinx CORE Generator IP GUI. It is strongly recommended

#  that you do not manually alter this file as it may cause

#  unexpected and unsupported behavior.

#

##############################################################

#

# BEGIN Project Options

SET addpads = False

SET asysymbol = False

SET busformat = BusFormatAngleBracketNotRipped

SET createndf = False

SET designentry = VHDL

SET device = xc3s200

SET devicefamily = spartan3

SET flowvendor = Other

SET formalverification = False

SET foundationsym = False

SET implementationfiletype = Ngc

SET package = ft256

SET removerpms = False

SET simulationfiles = Structural

SET speedgrade = -4

SET verilogsim = False

SET vhdlsim = True

# END Project Options

# BEGIN Select

SELECT Comparator family Xilinx,_Inc. 9.0

# END Select

# BEGIN Parameters

CSET aclr=false

CSET ainitval=0

CSET aset=false

CSET ce=false

CSET cepriority=Sync_Overrides_CE

CSET component_name=comp_6b_equal

CSET constantbport=false

CSET constantbportvalue=0000000000000000

CSET datatype=Unsigned

CSET nonregisteredoutput=false

CSET operation=eq

CSET pipelinestages=0

CSET radix=2

CSET registeredoutput=true

CSET sclr=false

CSET sset=false

CSET syncctrlpriority=Reset_Overrides_Set

CSET width=6

# END Parameters

GENERATE

# CRC: dc354663