OpenCores
URL https://opencores.org/ocsvn/udp_ip_stack/udp_ip_stack/trunk

Subversion Repositories udp_ip_stack

[/] [udp_ip_stack/] [trunk/] [rtl/] [vhdl/] [ipcores/] [xilinx/] [mac_layer_v2_1.xco] - Blame information for rev 15

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 pjf
##############################################################
2
#
3
# Xilinx Core Generator version 13.2
4
# Date: Sat Jul 23 13:38:01 2011
5
#
6
##############################################################
7
#
8
#  This file contains the customisation parameters for a
9
#  Xilinx CORE Generator IP GUI. It is strongly recommended
10
#  that you do not manually alter this file as it may cause
11
#  unexpected and unsupported behavior.
12
#
13
##############################################################
14
#
15
#  Generated from component: xilinx.com:ip:v6_emac:2.1
16
#
17
##############################################################
18
#
19
# BEGIN Project Options
20
SET addpads = false
21
SET asysymbol = true
22
SET busformat = BusFormatAngleBracketNotRipped
23
SET createndf = false
24
SET designentry = VHDL
25
SET device = xc6vlx240t
26
SET devicefamily = virtex6
27
SET flowvendor = Other
28
SET formalverification = false
29
SET foundationsym = false
30
SET implementationfiletype = Ngc
31
SET package = ff1156
32
SET removerpms = false
33
SET simulationfiles = Behavioral
34
SET speedgrade = -1
35
SET verilogsim = false
36
SET vhdlsim = true
37
# END Project Options
38
# BEGIN Select
39
SELECT Virtex-6_Embedded_Tri-Mode_Ethernet_MAC_Wrapper family Xilinx,_Inc. 2.1
40
# END Select
41
# BEGIN Parameters
42
CSET address_filter=false
43
CSET address_filter_enable=false
44
CSET axi_ipif=true
45
CSET client_side_data_width=8_bit
46
CSET clock_enable=true
47
CSET component_name=emac1
48
CSET management_interface=false
49
CSET mdio=false
50
CSET number_of_address_table_entries=0
51
CSET phy_an_enable=false
52
CSET phy_ignore_adzero=false
53
CSET phy_isolate=false
54
CSET phy_link_timer_value=13D
55
CSET phy_loopback_in_gtp=false
56
CSET phy_loopback_msb=false
57
CSET phy_powerdown=false
58
CSET phy_reset=false
59
CSET phy_unidirection_enable=false
60
CSET physical_interface=GMII
61
CSET rx_ctrl_lencheck_disable=false
62
CSET rx_disable_length=false
63
CSET rx_enable=true
64
CSET rx_flow_control_enable=false
65
CSET rx_half_duplex_enable=false
66
CSET rx_in_band_fcs_enable=false
67
CSET rx_jumbo_frame_enable=false
68
CSET rx_reset=false
69
CSET rx_vlan_enable=false
70
CSET serial_mode_switch_enable=false
71
CSET sgmii_mode=No_clock
72
CSET speed=1000_Mbps
73
CSET statistics_counters=false
74
CSET statistics_reset=true
75
CSET statistics_width=32bit
76
CSET tx_enable=true
77
CSET tx_flow_control_enable=false
78
CSET tx_half_duplex_enable=false
79
CSET tx_ifg_adjust_enable=false
80
CSET tx_in_band_fcs_enable=false
81
CSET tx_jumbo_frame_enable=false
82
CSET tx_reset=false
83
CSET tx_vlan_enable=false
84
CSET unicast_pause_mac_address_1=AA
85
CSET unicast_pause_mac_address_2=BB
86
CSET unicast_pause_mac_address_3=CC
87
CSET unicast_pause_mac_address_4=DD
88
CSET unicast_pause_mac_address_5=EE
89
CSET unicast_pause_mac_address_6=FF
90
# END Parameters
91
GENERATE
92
# CRC: fd590560

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.