OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.04b/] [ipcore_dir/] [mem0/] [example_design/] [synth/] [mem_interface_top_synp.sdc] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
# Synplicity, Inc. constraint file
2
# Written on Mon Jun 27 15:50:39 2005
3
 
4
define_attribute          {v:work.example_top} syn_hier {hard}
5
define_attribute          {v:work.infrastructure} syn_hier {hard}
6
define_attribute          {v:work.memc_tb_top} syn_hier {hard}
7
define_attribute          {v:work.memc_wrapper} syn_hier {hard}
8
define_attribute          {v:work.iodrp_controller} syn_hier {hard}
9
define_attribute          {v:work.iodrp_mcb_controller} syn_hier {hard}
10
define_attribute          {v:work.mcb_raw_wrapper} syn_hier {hard}
11
define_attribute          {v:work.mcb_soft_calibration} syn_hier {hard}
12
define_attribute          {v:work.mcb_soft_calibration_top} syn_hier {hard}
13
define_attribute          {v:work.mcb_ui_top} syn_hier {hard}
14
define_attribute          {v:work.afifo} syn_hier {hard}
15
define_attribute          {v:work.cmd_gen} syn_hier {hard}
16
define_attribute          {v:work.cmd_prbs_gen} syn_hier {hard}
17
define_attribute          {v:work.data_prbs_gen} syn_hier {hard}
18
define_attribute          {v:work.init_mem_pattern_ctr} syn_hier {hard}
19
define_attribute          {v:work.mcb_flow_control} syn_hier {hard}
20
define_attribute          {v:work.mcb_traffic_gen} syn_hier {hard}
21
define_attribute          {v:work.rd_data_gen} syn_hier {hard}
22
define_attribute          {v:work.read_data_path} syn_hier {hard}
23
define_attribute          {v:work.read_posted_fifo} syn_hier {hard}
24
define_attribute          {v:work.sp6_data_gen} syn_hier {hard}
25
define_attribute          {v:work.tg_status} syn_hier {hard}
26
define_attribute          {v:work.v6_data_gen} syn_hier {hard}
27
define_attribute          {v:work.wr_data_gen} syn_hier {hard}
28
define_attribute          {v:work.write_data_path} syn_hier {hard}
29
 
30
# clock Constraints
31
define_clock -disable -name {memc3_infrastructure_inst} -period 5000 -clockgroup default_clkgroup_1
32
define_clock          -name {memc3_infrastructure_inst.SYS_CLK_INST} -period 5000 -clockgroup default_clkgroup_2
33
define_clock -disable -name {memc3_infrastructure_inst.u_pll_adv} -period 5000 -clockgroup default_clkgroup_3
34
 
35
 
36
 
37
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.