OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.04b/] [ipcore_dir/] [mem0/] [user_design/] [mig.prj] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
2
3 
    mem0
4 
    xc6slx16-ftg256/-2
5 
    3.92
6
7 
        DDR_SDRAM/Components/MT46V32M16XX-5B-IT
8 
        5000
9 
        0
10 
        1
11 
        FALSE
12
13 
        13
14 
        10
15 
        2
16
17
18
19 
        4(010)
20 
        3
21 
        Enable-Normal
22 
        Normal
23 
        NATIVE,NATIVE,NATIVE,NATIVE,NATIVE,NATIVE
24 
        Class II
25 
        Class II
26 
        EXTERN_TERM
27 
        25 Ohms
28
29
30
31 
        Single-Ended
32 
        1
33 
        Disable
34 
        Single-Ended
35 
        Two 32-bit bi-directional and four 32-bit unidirectional ports
36 
        M4
37 
        M5
38 
        Port0,Port1,Port2,Port3,Port4,Port5
39 
        Bi-directional,Bi-directional,Write,Read,Write,Read
40 
        ROW_BANK_COLUMN
41 
        Round Robin
42 
        012345
43 
        123450
44 
        234501
45 
        345012
46 
        450123
47 
        501234
48 
        012345
49 
        123450
50 
        234501
51 
        345012
52 
        450123
53 
        501234
54
55

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.