OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.04b/] [ipcore_dir/] [mem0/] [user_design/] [par/] [ise_run.txt] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
set -tmpdir ../synth/__projnav
2
set -xsthdpdir ../synth/xst
3
run
4
#Source Parameters
5
-ifn ../synth/mem0.prj
6
-ifmt mixed
7
-iuc No
8
#Target Parameters
9
-ofn mem0
10
-ofmt NGC
11
-p xc6slx16-2ftg256
12
#AXI_ENABLE definition is not required for NATIVE interface
13
#Source Options
14
-top mem0
15
-fsm_extract Yes
16
-fsm_encoding one-hot
17
-safe_implementation No
18
-fsm_style lut
19
-ram_extract Yes
20
-ram_style Auto
21
-rom_extract Yes
22
-rom_style Auto
23
-shreg_extract Yes
24
-resource_sharing Yes
25
-async_to_sync no
26
-mult_style auto
27
-register_balancing No
28
#Target Options
29
-iobuf Yes
30
#Max fanout value shouldn't be set below 64 for MCB design
31
-max_fanout 500
32
-bufg 16
33
-register_duplication yes
34
-optimize_primitives No
35
-use_clock_enable Auto
36
-use_sync_set Auto
37
-use_sync_reset Auto
38
-iob auto
39
-equivalent_register_removal yes
40
#General Options
41
-opt_mode Speed
42
-opt_level 1
43
-lso ../synth/mem0.lso
44
-keep_hierarchy NO
45
-netlist_hierarchy as_optimized
46
-rtlview Yes
47
-glob_opt allclocknets
48
-read_cores Yes
49
-write_timing_constraints No
50
-cross_clock_analysis No
51
-hierarchy_separator /
52
-bus_delimiter <>
53
-case maintain
54
-slice_utilization_ratio 100
55
-bram_utilization_ratio 100
56
-auto_bram_packing No
57
-slice_utilization_ratio_maxmargin 5
58
quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.