Subversion Repositories usb_fpga_2_14

##############################################################

#

# Xilinx Core Generator version 14.7

# Date: Thu May 22 12:50:43 2014

#

##############################################################

#

#  This file contains the customisation parameters for a

#  Xilinx CORE Generator IP GUI. It is strongly recommended

#  that you do not manually alter this file as it may cause

#  unexpected and unsupported behavior.

#

##############################################################

#

#  Generated from component: xilinx.com:ip:mig:3.92

#

##############################################################

#

# BEGIN Project Options

SET addpads = false

SET asysymbol = true

SET busformat = BusFormatAngleBracketNotRipped

SET createndf = false

SET designentry = Verilog

SET device = xc6slx16

SET devicefamily = spartan6

SET flowvendor = Other

SET formalverification = false

SET foundationsym = false

SET implementationfiletype = Ngc

SET package = ftg256

SET removerpms = false

SET simulationfiles = Behavioral

SET speedgrade = -2

SET verilogsim = true

SET vhdlsim = false

# END Project Options

# BEGIN Select

SELECT MIG_Virtex-6_and_Spartan-6 family Xilinx,_Inc. 3.92

# END Select

# BEGIN Parameters

CSET component_name=mem0

CSET xml_input_file=./mem0/user_design/mig.prj

# END Parameters

# BEGIN Extra information

MISC pkg_timestamp=2013-10-13T18:46:09Z

# END Extra information

GENERATE

# CRC: 4f7f77db