OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.13/] [memfifo.srcs/] [sources_1/] [ip/] [mig_7series_0/] [mig_a.prj] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
2
3
4
    mig_7series_0
5
    1
6
    1
7
    OFF
8
    1024
9
    ON
10
    Enabled
11
    xc7a100t-csg324/-2
12
    2.0
13
    No Buffer
14
    No Buffer
15
    ACTIVE LOW
16
    FALSE
17
    0
18
    40 Ohms
19
    0
20
    
21
        7a/xc7a75t-csg324
22
    
23
    
24
        DDR3_SDRAM/Components/MT41J128M16XX-125
25
        2500
26
        1.8V
27
        4:1
28
        
29
        0
30
         1.000
31
        1
32
        1
33
        1
34
        1
35
        16
36
        1
37
        1
38
        Disabled
39
        Normal
40
        FALSE
41
        
42
        14
43
        10
44
        3
45
        1.5V
46
        BANK_ROW_COLUMN
47
        
48
            
49
            
50
            
51
            
52
            
53
            
54
            
55
            
56
            
57
            
58
            
59
            
60
            
61
            
62
            
63
            
64
            
65
            
66
            
67
            
68
            
69
            
70
            
71
            
72
            
73
            
74
            
75
            
76
            
77
            
78
            
79
            
80
            
81
            
82
            
83
            
84
            
85
            
86
            
87
            
88
            
89
            
90
            
91
            
92
            
93
            
94
            
95
        
96
        
97
            
98
            
99
            
100
        
101
        
102
            
103
        
104
        8 - Fixed
105
        Sequential
106
        6
107
        Normal
108
        No
109
        Slow Exit
110
        Enable
111
        RZQ/7
112
        Disable
113
        Disable
114
        RZQ/6
115
        0
116
        Disabled
117
        Enabled
118
        Output Buffer Enabled
119
        Full Array
120
        5
121
        Enabled
122
        Normal
123
        Dynamic ODT off
124
        NATIVE
125
    
126
 
127

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.