OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.14/] [memfifo.srcs/] [sources_1/] [ip/] [mig_7series_0/] [mig_7series_0/] [mig.prj] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
2
3
4 
    mig_7series_0
5 
    1
6 
    1
7 
    OFF
8 
    1024
9 
    ON
10 
    Disabled
11 
    xc7a35t-csg324/-1
12 
    2.3
13 
    No Buffer
14 
    No Buffer
15 
    ACTIVE LOW
16 
    FALSE
17 
    0
18 
    40 Ohms
19 
    0
20
21 
        7a/xc7a50t-csg324
22 
        7a/xc7a75t-csg324
23 
        7a/xc7a100t-csg324
24 
        7a/xc7a15t-csg324
25
26
27 
        DDR3_SDRAM/Components/MT41J128M16XX-125
28 
        2500
29 
        1.8V
30 
        4:1
31 
        400
32 
        0
33 
        800
34 
         1.000
35 
        1
36 
        1
37 
        1
38 
        1
39 
        16
40 
        1
41 
        1
42 
        Disabled
43 
        Normal
44 
        FALSE
45
46 
        14
47 
        10
48 
        3
49 
        1.5V
50 
        BANK_ROW_COLUMN
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108 
        8 - Fixed
109 
        Sequential
110 
        6
111 
        Normal
112 
        No
113 
        Slow Exit
114 
        Enable
115 
        RZQ/7
116 
        Disable
117 
        Disable
118 
        RZQ/6
119 
        0
120 
        Disabled
121 
        Enabled
122 
        Output Buffer Enabled
123 
        Full Array
124 
        5
125 
        Enabled
126 
        Normal
127 
        Dynamic ODT off
128 
        NATIVE
129
130 
 
131

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.