OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.18/] [memfifo.srcs/] [sources_1/] [ip/] [mig_7series_0/] [mig_7series_0/] [mig.prj] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
2
3
4 
    mig_7series_0
5 
    1
6 
    1
7 
    OFF
8 
    1024
9 
    ON
10 
    Disabled
11 
    xc7a200t-fbg484/-2
12 
    2.3
13 
    No Buffer
14 
    No Buffer
15 
    ACTIVE LOW
16 
    FALSE
17 
    0
18 
    40 Ohms
19 
    0
20
21 
        DDR3_SDRAM/Components/MT41J128M16XX-125
22 
        2500
23 
        1.8V
24 
        4:1
25 
        400
26 
        0
27 
        800
28 
         1.000
29 
        1
30 
        1
31 
        1
32 
        1
33 
        16
34 
        1
35 
        1
36 
        Disabled
37 
        Normal
38 
        FALSE
39
40 
        14
41 
        10
42 
        3
43 
        1.5V
44 
        BANK_ROW_COLUMN
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102 
        8 - Fixed
103 
        Sequential
104 
        6
105 
        Normal
106 
        No
107 
        Slow Exit
108 
        Enable
109 
        RZQ/7
110 
        Disable
111 
        Disable
112 
        RZQ/6
113 
        0
114 
        Disabled
115 
        Enabled
116 
        Output Buffer Enabled
117 
        Full Array
118 
        5
119 
        Enabled
120 
        Normal
121 
        Dynamic ODT off
122 
        NATIVE
123
124 
 
125

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.