Subversion Repositories usb_fpga_2_14

//*****************************************************************************

// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.

//

// This file contains confidential and proprietary information

// of Xilinx, Inc. and is protected under U.S. and

// international copyright and other intellectual property

// laws.

//

// DISCLAIMER

// This disclaimer is not a license and does not grant any

// rights to the materials distributed herewith. Except as

// otherwise provided in a valid license issued to you by

// Xilinx, and to the maximum extent permitted by applicable

// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND

// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES

// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING

// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-

// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

// (2) Xilinx shall not be liable (whether in contract or tort,

// including negligence, or under any other theory of

// liability) for any loss or damage of any kind or nature

// related to, arising under or in connection with these

// materials, including for any direct, or any indirect,

// special, incidental, or consequential loss or damage

// (including loss of data, profits, goodwill, or any type of

// loss or damage suffered as a result of any action brought

// by a third party) even if such damage or loss was

// reasonably foreseeable or Xilinx had been advised of the

// possibility of the same.

//

// CRITICAL APPLICATIONS

// Xilinx products are not designed or intended to be fail-

// safe, or for use in any application requiring fail-safe

// performance, such as life-support or safety devices or

// systems, Class III medical devices, nuclear facilities,

// applications related to the deployment of airbags, or any

// other applications that could lead to death, personal

// injury, or severe property or environmental damage

// (individually and collectively, "Critical

// Applications"). Customer assumes the sole risk and

// liability of any use of Xilinx products in Critical

// Applications, subject only to applicable laws and

// regulations governing limitations on product liability.

//

// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS

// PART OF THIS FILE AT ALL TIMES.

//

//*****************************************************************************

//   ____  ____

//  /   /\/   /

// /___/  \  /    Vendor             : Xilinx

// \   \   \/     Version            : 2.3

//  \   \         Application        : MIG

//  /   /         Filename           : mig_7series_0_mig.v

// /___/   /\     Date Last Modified : $Date: 2011/06/02 08:35:03 $

// \   \  /  \    Date Created       : Tue Sept 21 2010

//  \___\/\___\

//

// Device           : 7 Series

// Design Name      : DDR3 SDRAM

// Purpose          :

//   Top-level  module. This module can be instantiated in the

//   system and interconnect as shown in user design wrapper file (user top module).

//   In addition to the memory controller, the module instantiates:

//     1. Clock generation/distribution, reset logic

//     2. IDELAY control block

//     3. Debug logic

// Reference        :

// Revision History :

//*****************************************************************************

`timescale 1ps/1ps

module mig_7series_0_mig #

  (

   //***************************************************************************

   // The following parameters refer to width of various ports

   //***************************************************************************

   parameter BANK_WIDTH            = 3,

                                     // # of memory Bank Address bits.

   parameter CK_WIDTH              = 1,

                                     // # of CK/CK# outputs to memory.

   parameter COL_WIDTH             = 10,

                                     // # of memory Column Address bits.

   parameter CS_WIDTH              = 1,

                                     // # of unique CS outputs to memory.

   parameter nCS_PER_RANK          = 1,

                                     // # of unique CS outputs per rank for phy

   parameter CKE_WIDTH             = 1,

                                     // # of CKE outputs to memory.

   parameter DATA_BUF_ADDR_WIDTH   = 5,

   parameter DQ_CNT_WIDTH          = 4,

                                     // = ceil(log2(DQ_WIDTH))

   parameter DQ_PER_DM             = 8,

   parameter DM_WIDTH              = 2,

                                     // # of DM (data mask)

   parameter DQ_WIDTH              = 16,

                                     // # of DQ (data)

   parameter DQS_WIDTH             = 2,

   parameter DQS_CNT_WIDTH         = 1,

                                     // = ceil(log2(DQS_WIDTH))

   parameter DRAM_WIDTH            = 8,

                                     // # of DQ per DQS

   parameter ECC                   = "OFF",

   parameter DATA_WIDTH            = 16,

   parameter ECC_TEST              = "OFF",

   parameter PAYLOAD_WIDTH         = (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH,

   parameter MEM_ADDR_ORDER        = "BANK_ROW_COLUMN",

                                      //Possible Parameters

                                      //1.BANK_ROW_COLUMN : Address mapping is

                                      //                    in form of Bank Row Column.

                                      //2.ROW_BANK_COLUMN : Address mapping is

                                      //                    in the form of Row Bank Column.

                                      //3.TG_TEST : Scrambles Address bits

                                      //            for distributed Addressing.

   parameter nBANK_MACHS           = 4,

   parameter RANKS                 = 1,

                                     // # of Ranks.

   parameter ODT_WIDTH             = 1,

                                     // # of ODT outputs to memory.

   parameter ROW_WIDTH             = 14,

                                     // # of memory Row Address bits.

   parameter ADDR_WIDTH            = 28,

                                     // # = RANK_WIDTH + BANK_WIDTH

                                     //     + ROW_WIDTH + COL_WIDTH;

                                     // Chip Select is always tied to low for

                                     // single rank devices

   parameter USE_CS_PORT          = 0,

                                     // # = 1, When Chip Select (CS#) output is enabled

                                     //   = 0, When Chip Select (CS#) output is disabled

                                     // If CS_N disabled, user must connect

                                     // DRAM CS_N input(s) to ground

   parameter USE_DM_PORT           = 1,

                                     // # = 1, When Data Mask option is enabled

                                     //   = 0, When Data Mask option is disbaled

                                     // When Data Mask option is disabled in

                                     // MIG Controller Options page, the logic

                                     // related to Data Mask should not get

                                     // synthesized

   parameter USE_ODT_PORT          = 1,

                                     // # = 1, When ODT output is enabled

                                     //   = 0, When ODT output is disabled

                                     // Parameter configuration for Dynamic ODT support:

                                     // USE_ODT_PORT = 0, RTT_NOM = "DISABLED", RTT_WR = "60/120".

                                     // This configuration allows to save ODT pin mapping from FPGA.

                                     // The user can tie the ODT input of DRAM to HIGH.

   parameter IS_CLK_SHARED          = "FALSE",

                                      // # = "true" when clock is shared

                                      //   = "false" when clock is not shared

   parameter PHY_CONTROL_MASTER_BANK = 0,

                                     // The bank index where master PHY_CONTROL resides,

                                     // equal to the PLL residing bank

   parameter MEM_DENSITY           = "2Gb",

                                     // Indicates the density of the Memory part

                                     // Added for the sake of Vivado simulations

   parameter MEM_SPEEDGRADE        = "125",

                                     // Indicates the Speed grade of Memory Part

                                     // Added for the sake of Vivado simulations

   parameter MEM_DEVICE_WIDTH      = 16,

                                     // Indicates the device width of the Memory Part

                                     // Added for the sake of Vivado simulations

   //***************************************************************************

   // The following parameters are mode register settings

   //***************************************************************************

   parameter AL                    = "0",

                                     // DDR3 SDRAM:

                                     // Additive Latency (Mode Register 1).

                                     // # = "0", "CL-1", "CL-2".

                                     // DDR2 SDRAM:

                                     // Additive Latency (Extended Mode Register).

   parameter nAL                   = 0,

                                     // # Additive Latency in number of clock

                                     // cycles.

   parameter BURST_MODE            = "8",

                                     // DDR3 SDRAM:

                                     // Burst Length (Mode Register 0).

                                     // # = "8", "4", "OTF".

                                     // DDR2 SDRAM:

                                     // Burst Length (Mode Register).

                                     // # = "8", "4".

   parameter BURST_TYPE            = "SEQ",

                                     // DDR3 SDRAM: Burst Type (Mode Register 0).

                                     // DDR2 SDRAM: Burst Type (Mode Register).

                                     // # = "SEQ" - (Sequential),

                                     //   = "INT" - (Interleaved).

   parameter CL                    = 6,

                                     // in number of clock cycles

                                     // DDR3 SDRAM: CAS Latency (Mode Register 0).

                                     // DDR2 SDRAM: CAS Latency (Mode Register).

   parameter CWL                   = 5,

                                     // in number of clock cycles

                                     // DDR3 SDRAM: CAS Write Latency (Mode Register 2).

                                     // DDR2 SDRAM: Can be ignored

   parameter OUTPUT_DRV            = "HIGH",

                                     // Output Driver Impedance Control (Mode Register 1).

                                     // # = "HIGH" - RZQ/7,

                                     //   = "LOW" - RZQ/6.

   parameter RTT_NOM               = "40",

                                     // RTT_NOM (ODT) (Mode Register 1).

                                     //   = "120" - RZQ/2,

                                     //   = "60"  - RZQ/4,

                                     //   = "40"  - RZQ/6.

   parameter RTT_WR                = "OFF",

                                     // RTT_WR (ODT) (Mode Register 2).

                                     // # = "OFF" - Dynamic ODT off,

                                     //   = "120" - RZQ/2,

                                     //   = "60"  - RZQ/4,

   parameter ADDR_CMD_MODE         = "1T" ,

                                     // # = "1T", "2T".

   parameter REG_CTRL              = "OFF",

                                     // # = "ON" - RDIMMs,

                                     //   = "OFF" - Components, SODIMMs, UDIMMs.

   parameter CA_MIRROR             = "OFF",

                                     // C/A mirror opt for DDR3 dual rank

   parameter VDD_OP_VOLT           = "150",

                                     // # = "150" - 1.5V Vdd Memory part

                                     //   = "135" - 1.35V Vdd Memory part

   //***************************************************************************

   // The following parameters are multiplier and divisor factors for PLLE2.

   // Based on the selected design frequency these parameters vary.

   //***************************************************************************

   parameter CLKIN_PERIOD          = 2500,

                                     // Input Clock Period

   parameter CLKFBOUT_MULT         = 2,

                                     // write PLL VCO multiplier

   parameter DIVCLK_DIVIDE         = 1,

                                     // write PLL VCO divisor

   parameter CLKOUT0_PHASE         = 337.5,

                                     // Phase for PLL output clock (CLKOUT0)

   parameter CLKOUT0_DIVIDE        = 2,

                                     // VCO output divisor for PLL output clock (CLKOUT0)

   parameter CLKOUT1_DIVIDE        = 2,

                                     // VCO output divisor for PLL output clock (CLKOUT1)

   parameter CLKOUT2_DIVIDE        = 32,

                                     // VCO output divisor for PLL output clock (CLKOUT2)

   parameter CLKOUT3_DIVIDE        = 8,

                                     // VCO output divisor for PLL output clock (CLKOUT3)

   parameter MMCM_VCO              = 800,

                                     // Max Freq (MHz) of MMCM VCO

   parameter MMCM_MULT_F           = 8,

                                     // write MMCM VCO multiplier

   parameter MMCM_DIVCLK_DIVIDE    = 1,

                                     // write MMCM VCO divisor

   //***************************************************************************

   // Memory Timing Parameters. These parameters varies based on the selected

   // memory part.

   //***************************************************************************

   parameter tCKE                  = 5000,

                                     // memory tCKE paramter in pS

   parameter tFAW                  = 40000,

                                     // memory tRAW paramter in pS.

   parameter tPRDI                 = 1_000_000,

                                     // memory tPRDI paramter in pS.

   parameter tRAS                  = 35000,

                                     // memory tRAS paramter in pS.

   parameter tRCD                  = 13750,

                                     // memory tRCD paramter in pS.

   parameter tREFI                 = 7800000,

                                     // memory tREFI paramter in pS.

   parameter tRFC                  = 160000,

                                     // memory tRFC paramter in pS.

   parameter tRP                   = 13750,

                                     // memory tRP paramter in pS.

   parameter tRRD                  = 7500,

                                     // memory tRRD paramter in pS.

   parameter tRTP                  = 7500,

                                     // memory tRTP paramter in pS.

   parameter tWTR                  = 7500,

                                     // memory tWTR paramter in pS.

   parameter tZQI                  = 128_000_000,

                                     // memory tZQI paramter in nS.

   parameter tZQCS                 = 64,

                                     // memory tZQCS paramter in clock cycles.

   //***************************************************************************

   // Simulation parameters

   //***************************************************************************

   parameter SIM_BYPASS_INIT_CAL   = "FAST",

                                     // # = "OFF" -  Complete memory init &

                                     //              calibration sequence

                                     // # = "SKIP" - Not supported

                                     // # = "FAST" - Complete memory init & use

                                     //              abbreviated calib sequence

   parameter SIMULATION            = "TRUE",

                                     // Should be TRUE during design simulations and

                                     // FALSE during implementations

   //***************************************************************************

   // The following parameters varies based on the pin out entered in MIG GUI.

   // Do not change any of these parameters directly by editing the RTL.

   // Any changes required should be done through GUI and the design regenerated.

   //***************************************************************************

   parameter BYTE_LANES_B0         = 4'b1111,

                                     // Byte lanes used in an IO column.

   parameter BYTE_LANES_B1         = 4'b0000,

                                     // Byte lanes used in an IO column.

   parameter BYTE_LANES_B2         = 4'b0000,

                                     // Byte lanes used in an IO column.

   parameter BYTE_LANES_B3         = 4'b0000,

                                     // Byte lanes used in an IO column.

   parameter BYTE_LANES_B4         = 4'b0000,

                                     // Byte lanes used in an IO column.

   parameter DATA_CTL_B0           = 4'b0011,

                                     // Indicates Byte lane is data byte lane

                                     // or control Byte lane. '1' in a bit

                                     // position indicates a data byte lane and

                                     // a '0' indicates a control byte lane

   parameter DATA_CTL_B1           = 4'b0000,

                                     // Indicates Byte lane is data byte lane

                                     // or control Byte lane. '1' in a bit

                                     // position indicates a data byte lane and

                                     // a '0' indicates a control byte lane

   parameter DATA_CTL_B2           = 4'b0000,

                                     // Indicates Byte lane is data byte lane

                                     // or control Byte lane. '1' in a bit

                                     // position indicates a data byte lane and

                                     // a '0' indicates a control byte lane

   parameter DATA_CTL_B3           = 4'b0000,

                                     // Indicates Byte lane is data byte lane

                                     // or control Byte lane. '1' in a bit

                                     // position indicates a data byte lane and

                                     // a '0' indicates a control byte lane

   parameter DATA_CTL_B4           = 4'b0000,

                                     // Indicates Byte lane is data byte lane

                                     // or control Byte lane. '1' in a bit

                                     // position indicates a data byte lane and

                                     // a '0' indicates a control byte lane

   parameter PHY_0_BITLANES        = 48'hFFF_FFC_3FE_2FF,

   parameter PHY_1_BITLANES        = 48'h000_000_000_000,

   parameter PHY_2_BITLANES        = 48'h000_000_000_000,

   // control/address/data pin mapping parameters

   parameter CK_BYTE_MAP

     = 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02,

   parameter ADDR_MAP

     = 192'h000_000_027_031_035_032_026_039_025_038_024_037_02B_03B_034_03A,

   parameter BANK_MAP   = 36'h029_033_02A,

   parameter CAS_MAP    = 12'h023,

   parameter CKE_ODT_BYTE_MAP = 8'h00,

   parameter CKE_MAP    = 96'h000_000_000_000_000_000_000_036,

   parameter ODT_MAP    = 96'h000_000_000_000_000_000_000_030,

   parameter CS_MAP     = 120'h000_000_000_000_000_000_000_000_000_000,

   parameter PARITY_MAP = 12'h000,

   parameter RAS_MAP    = 12'h022,

   parameter WE_MAP     = 12'h028,

   parameter DQS_BYTE_MAP

     = 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01,

   parameter DATA0_MAP  = 96'h019_012_017_013_011_014_018_015,

   parameter DATA1_MAP  = 96'h004_000_007_005_006_001_002_003,

   parameter DATA2_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA3_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA4_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA5_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA6_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA7_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA8_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA9_MAP  = 96'h000_000_000_000_000_000_000_000,

   parameter DATA10_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter DATA11_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter DATA12_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter DATA13_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter DATA14_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter DATA15_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter DATA16_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter DATA17_MAP = 96'h000_000_000_000_000_000_000_000,

   parameter MASK0_MAP  = 108'h000_000_000_000_000_000_000_009_016,

   parameter MASK1_MAP  = 108'h000_000_000_000_000_000_000_000_000,

   parameter SLOT_0_CONFIG         = 8'b0000_0001,

                                     // Mapping of Ranks.

   parameter SLOT_1_CONFIG         = 8'b0000_0000,

                                     // Mapping of Ranks.

   //***************************************************************************

   // IODELAY and PHY related parameters

   //***************************************************************************

   parameter IBUF_LPWR_MODE        = "OFF",

                                     // to phy_top

   parameter DATA_IO_IDLE_PWRDWN   = "ON",

                                     // # = "ON", "OFF"

   parameter BANK_TYPE             = "HR_IO",

                                     // # = "HP_IO", "HPL_IO", "HR_IO", "HRL_IO"

   parameter DATA_IO_PRIM_TYPE     = "HR_LP",

                                     // # = "HP_LP", "HR_LP", "DEFAULT"

   parameter CKE_ODT_AUX           = "FALSE",

   parameter USER_REFRESH          = "OFF",

   parameter WRLVL                 = "ON",

                                     // # = "ON" - DDR3 SDRAM

                                     //   = "OFF" - DDR2 SDRAM.

   parameter ORDERING              = "NORM",

                                     // # = "NORM", "STRICT", "RELAXED".

   parameter CALIB_ROW_ADD         = 16'h0000,

                                     // Calibration row address will be used for

                                     // calibration read and write operations

   parameter CALIB_COL_ADD         = 12'h000,

                                     // Calibration column address will be used for

                                     // calibration read and write operations

   parameter CALIB_BA_ADD          = 3'h0,

                                     // Calibration bank address will be used for

                                     // calibration read and write operations

   parameter TCQ                   = 100,

   parameter IDELAY_ADJ            = "OFF",

   parameter FINE_PER_BIT          = "OFF",

   parameter CENTER_COMP_MODE      = "OFF",

   parameter PI_VAL_ADJ            = "OFF",

   parameter IODELAY_GRP0          = "MIG_7SERIES_0_IODELAY_MIG0",

                                     // It is associated to a set of IODELAYs with

                                     // an IDELAYCTRL that have same IODELAY CONTROLLER

                                     // clock frequency (200MHz).

   parameter IODELAY_GRP1          = "MIG_7SERIES_0_IODELAY_MIG1",

                                     // It is associated to a set of IODELAYs with

                                     // an IDELAYCTRL that have same IODELAY CONTROLLER

                                     // clock frequency (300MHz/400MHz).

   parameter SYSCLK_TYPE           = "NO_BUFFER",

                                     // System clock type DIFFERENTIAL, SINGLE_ENDED,

                                     // NO_BUFFER

   parameter REFCLK_TYPE           = "NO_BUFFER",

                                     // Reference clock type DIFFERENTIAL, SINGLE_ENDED,

                                     // NO_BUFFER, USE_SYSTEM_CLOCK

   parameter SYS_RST_PORT          = "FALSE",

                                     // "TRUE" - if pin is selected for sys_rst

                                     //          and IBUF will be instantiated.

                                     // "FALSE" - if pin is not selected for sys_rst

   parameter FPGA_SPEED_GRADE      = 2,

                                     // FPGA speed grade

   parameter CMD_PIPE_PLUS1        = "ON",

                                     // add pipeline stage between MC and PHY

   parameter DRAM_TYPE             = "DDR3",

   parameter CAL_WIDTH             = "HALF",

   parameter STARVE_LIMIT          = 2,

                                     // # = 2,3,4.

   parameter REF_CLK_MMCM_IODELAY_CTRL    = "FALSE",

   //***************************************************************************

   // Referece clock frequency parameters

   //***************************************************************************

   parameter REFCLK_FREQ           = 200.0,

                                     // IODELAYCTRL reference clock frequency

   parameter DIFF_TERM_REFCLK      = "TRUE",

                                     // Differential Termination for idelay

                                     // reference clock input pins

   //***************************************************************************

   // System clock frequency parameters

   //***************************************************************************

   parameter tCK                   = 2500,

                                     // memory tCK paramter.

                                     // # = Clock Period in pS.

   parameter nCK_PER_CLK           = 4,

                                     // # of memory CKs per fabric CLK

   parameter DIFF_TERM_SYSCLK      = "TRUE",

                                     // Differential Termination for System

                                     // clock input pins

   //***************************************************************************

   // Debug parameters

   //***************************************************************************

   parameter DEBUG_PORT            = "OFF",

                                     // # = "ON" Enable debug signals/controls.

                                     //   = "OFF" Disable debug signals/controls.

   //***************************************************************************

   // Temparature monitor parameter

   //***************************************************************************

   parameter TEMP_MON_CONTROL      = "EXTERNAL",

                                     // # = "INTERNAL", "EXTERNAL"

   parameter RST_ACT_LOW           = 1

                                     // =1 for active low reset,

                                     // =0 for active high.

   )

  (

   // Inouts

   inout [DQ_WIDTH-1:0]                         ddr3_dq,

   inout [DQS_WIDTH-1:0]                        ddr3_dqs_n,

   inout [DQS_WIDTH-1:0]                        ddr3_dqs_p,

   // Outputs

   output [ROW_WIDTH-1:0]                       ddr3_addr,

   output [BANK_WIDTH-1:0]                      ddr3_ba,

   output                                       ddr3_ras_n,

   output                                       ddr3_cas_n,

   output                                       ddr3_we_n,

   output                                       ddr3_reset_n,

   output [CK_WIDTH-1:0]                        ddr3_ck_p,

   output [CK_WIDTH-1:0]                        ddr3_ck_n,

   output [CKE_WIDTH-1:0]                       ddr3_cke,

   output [DM_WIDTH-1:0]                        ddr3_dm,

   output [ODT_WIDTH-1:0]                       ddr3_odt,

   // Inputs

   // Single-ended system clock

   input                                        sys_clk_i,

   // Single-ended iodelayctrl clk (reference clock)

   input                                        clk_ref_i,

   // user interface signals

   input [ADDR_WIDTH-1:0]                       app_addr,

   input [2:0]                                  app_cmd,

   input                                        app_en,

   input [(nCK_PER_CLK*2*PAYLOAD_WIDTH)-1:0]    app_wdf_data,

   input                                        app_wdf_end,

   input [((nCK_PER_CLK*2*PAYLOAD_WIDTH)/8)-1:0]  app_wdf_mask,

   input                                        app_wdf_wren,

   output [(nCK_PER_CLK*2*PAYLOAD_WIDTH)-1:0]   app_rd_data,

   output                                       app_rd_data_end,

   output                                       app_rd_data_valid,

   output                                       app_rdy,

   output                                       app_wdf_rdy,

   input                                        app_sr_req,

   input                                        app_ref_req,

   input                                        app_zq_req,

   output                                       app_sr_active,

   output                                       app_ref_ack,

   output                                       app_zq_ack,

   output                                       ui_clk,

   output                                       ui_clk_sync_rst,

   output                                       init_calib_complete,

   input  [11:0]                                device_temp_i,

                      // The 12 MSB bits of the temperature sensor transfer

                      // function need to be connected to this port. This port

                      // will be synchronized w.r.t. to fabric clock internally.

   // System reset - Default polarity of sys_rst pin is Active Low.

   // System reset polarity will change based on the option 

   // selected in GUI.

   input                                        sys_rst

   );

  function integer clogb2 (input integer size);

    begin

      size = size - 1;

      for (clogb2=1; size>1; clogb2=clogb2+1)

        size = size >> 1;

    end

  endfunction // clogb2

  localparam BM_CNT_WIDTH = clogb2(nBANK_MACHS);

  localparam RANK_WIDTH = clogb2(RANKS);

  localparam ECC_WIDTH = (ECC == "OFF")?

                            4 : (DATA_WIDTH <= 10)?

                             5 : (DATA_WIDTH <= 26)?

                              6 : (DATA_WIDTH <= 57)?

                               7 : (DATA_WIDTH <= 120)?

                                8 : (DATA_WIDTH <= 247)?

                                 9 : 10;

  localparam DATA_BUF_OFFSET_WIDTH = 1;

  localparam MC_ERR_ADDR_WIDTH = ((CS_WIDTH == 1) ? 0 : RANK_WIDTH)

                                 + BANK_WIDTH + ROW_WIDTH + COL_WIDTH

                                 + DATA_BUF_OFFSET_WIDTH;

  localparam APP_DATA_WIDTH        = 2 * nCK_PER_CLK * PAYLOAD_WIDTH;

  localparam APP_MASK_WIDTH        = APP_DATA_WIDTH / 8;

  localparam TEMP_MON_EN           = (SIMULATION == "TRUE") ? "ON" : "OFF";

                                                 // Enable or disable the temp monitor module

  localparam tTEMPSAMPLE           = 10000000;   // sample every 10 us

  localparam XADC_CLK_PERIOD       = 5000;       // Use 200 MHz IODELAYCTRL clock

  localparam TAPSPERKCLK = (56*MMCM_MULT_F)/nCK_PER_CLK;

  // Wire declarations

  wire [BM_CNT_WIDTH-1:0]           bank_mach_next;

  wire                              clk;

  wire [1:0]                        clk_ref;

  wire [1:0]                        iodelay_ctrl_rdy;

  wire                              clk_ref_in;

  wire                              sys_rst_o;

  wire                              freq_refclk ;

  wire                              mem_refclk ;

  wire                              pll_lock ;

  wire                              sync_pulse;

  wire                              mmcm_ps_clk;

  wire                              poc_sample_pd;

  wire                              psen;

  wire                              psincdec;

  wire                              psdone;

  wire                              iddr_rst;

  wire                              ref_dll_lock;

  wire                              rst_phaser_ref;

  wire                              pll_locked;

  wire                              rst;

  wire [(2*nCK_PER_CLK)-1:0]            app_ecc_multiple_err;

  wire                                ddr3_parity;

  wire                              sys_clk_p;

  wire                              sys_clk_n;

  wire                              mmcm_clk;

  wire                              clk_ref_p;

  wire                              clk_ref_n;

  wire [11:0]                       device_temp;

  // Debug port signals

  wire                              dbg_idel_down_all;

  wire                              dbg_idel_down_cpt;

  wire                              dbg_idel_up_all;

  wire                              dbg_idel_up_cpt;

  wire                              dbg_sel_all_idel_cpt;

  wire [DQS_CNT_WIDTH-1:0]          dbg_sel_idel_cpt;

  wire                              dbg_sel_pi_incdec;

  wire [DQS_CNT_WIDTH:0]            dbg_byte_sel;

  wire                              dbg_pi_f_inc;

  wire                              dbg_pi_f_dec;

  wire [5:0]                        dbg_pi_counter_read_val;

  wire [8:0]                        dbg_po_counter_read_val;

  wire [(6*DQS_WIDTH*RANKS)-1:0]      dbg_cpt_tap_cnt;

  wire [(5*DQS_WIDTH*RANKS)-1:0]      dbg_dq_idelay_tap_cnt;

  wire [255:0]                      dbg_calib_top;

  wire [(6*DQS_WIDTH*RANKS)-1:0]      dbg_cpt_first_edge_cnt;

  wire [(6*DQS_WIDTH*RANKS)-1:0]      dbg_cpt_second_edge_cnt;

  wire [(6*RANKS)-1:0]                dbg_rd_data_offset;

  wire [255:0]                      dbg_phy_rdlvl;

  wire [99:0]                       dbg_phy_wrcal;

  wire [(6*DQS_WIDTH)-1:0]            dbg_final_po_fine_tap_cnt;

  wire [(3*DQS_WIDTH)-1:0]            dbg_final_po_coarse_tap_cnt;

  wire [255:0]                      dbg_phy_wrlvl;

  wire [255:0]                      dbg_phy_init;

  wire [255:0]                      dbg_prbs_rdlvl;

  wire [255:0]                      dbg_dqs_found_cal;

  wire                              dbg_pi_phaselock_start;

  wire                              dbg_pi_phaselocked_done;

  wire                              dbg_pi_phaselock_err;

  wire                              dbg_pi_dqsfound_start;

  wire                              dbg_pi_dqsfound_done;

  wire                              dbg_pi_dqsfound_err;

  wire                              dbg_wrcal_start;

  wire                              dbg_wrcal_done;

  wire                              dbg_wrcal_err;

  wire [11:0]                       dbg_pi_dqs_found_lanes_phy4lanes;

  wire [11:0]                       dbg_pi_phase_locked_phy4lanes;

  wire                              dbg_oclkdelay_calib_start;

  wire                              dbg_oclkdelay_calib_done;

  wire [255:0]                      dbg_phy_oclkdelay_cal;

  wire [(DRAM_WIDTH*16)-1:0]         dbg_oclkdelay_rd_data;

  wire [DQS_WIDTH-1:0]              dbg_rd_data_edge_detect;

  wire [(2*nCK_PER_CLK*DQ_WIDTH)-1:0] dbg_rddata;

  wire                              dbg_rddata_valid;

  wire [1:0]                        dbg_rdlvl_done;

  wire [1:0]                        dbg_rdlvl_err;

  wire [1:0]                        dbg_rdlvl_start;

  wire [(6*DQS_WIDTH)-1:0]            dbg_wrlvl_fine_tap_cnt;

  wire [(3*DQS_WIDTH)-1:0]            dbg_wrlvl_coarse_tap_cnt;

  wire [5:0]                        dbg_tap_cnt_during_wrlvl;

  wire                              dbg_wl_edge_detect_valid;

  wire                              dbg_wrlvl_done;

  wire                              dbg_wrlvl_err;

  wire                              dbg_wrlvl_start;

  reg [63:0]                        dbg_rddata_r;

  reg                               dbg_rddata_valid_r;

  wire [53:0]                       ocal_tap_cnt;

  wire [4:0]                        dbg_dqs;

  wire [8:0]                        dbg_bit;

  wire [8:0]                        rd_data_edge_detect_r;

  wire [53:0]                       wl_po_fine_cnt;

  wire [26:0]                       wl_po_coarse_cnt;

  wire [(6*RANKS)-1:0]                dbg_calib_rd_data_offset_1;

  wire [(6*RANKS)-1:0]                dbg_calib_rd_data_offset_2;