URL
https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
ZTEX |
# fxclk_in
|
| 2 |
|
|
NET "fxclk_in" TNM_NET = "fxclk_in";
|
| 3 |
|
|
TIMESPEC "ts_fxclk_in" = PERIOD "fxclk_in" 48 MHz HIGH 50 %;
|
| 4 |
|
|
NET "fxclk_in" LOC = "T7" | IOSTANDARD = LVCMOS33 ;
|
| 5 |
|
|
|
| 6 |
|
|
# reset_in
|
| 7 |
|
|
NET "reset_in" LOC = "R3" | IOSTANDARD = LVCMOS33 ; # PA7/FLAGD/SLCS#
|
| 8 |
|
|
|
| 9 |
|
|
# GPIO signals
|
| 10 |
|
|
#NET "gpio_clk" LOC = "N12" | IOSTANDARD = LVCMOS33 ; # PC1/GPIFADR1
|
| 11 |
|
|
#NET "gpio_dir" LOC = "P12" | IOSTANDARD = LVCMOS33 ; # PC2/GPIFADR2
|
| 12 |
|
|
#NET "gpio_dat" LOC = "N5" | IOSTANDARD = LVCMOS33 | PULLUP; # PC3/GPIFADR3
|
| 13 |
|
|
|
| 14 |
|
|
# LSI signals
|
| 15 |
|
|
NET "lsi_miso" LOC = "P5" | IOSTANDARD = LVCMOS33 ; # PC4/GPIFADR4
|
| 16 |
|
|
NET "lsi_mosi" LOC = "L8" | IOSTANDARD = LVCMOS33 ; # PC5/GPIFADR5
|
| 17 |
|
|
NET "lsi_clk" LOC = "L7" | IOSTANDARD = LVCMOS33 ; # PC6/GPIFADR6
|
| 18 |
|
|
NET "lsi_stop" LOC = "R5" | IOSTANDARD = LVCMOS33 ; # PC7/GPIFADR7
|
| 19 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
