OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [Makefile] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 unneback
VERILOG_FILES = clk_and_reset.v
2
VERILOG_FILES += registers.v
3 18 unneback
VERILOG_FILES += logic.v
4 3 unneback
 
5 18 unneback
VERILOG_FILES_CNT = vl_cnt_bin_ce.v
6
VERILOG_FILES_CNT += vl_cnt_bin_ce_clear.v
7
VERILOG_FILES_CNT += vl_cnt_bin_ce_clear_set_rew.v
8
VERILOG_FILES_CNT += vl_cnt_bin_ce_rew_l1.v
9
VERILOG_FILES_CNT += vl_cnt_lfsr_zq.v
10
VERILOG_FILES_CNT += vl_cnt_lfsr_ce_zq.v
11
VERILOG_FILES_CNT += vl_cnt_lfsr_ce_rew_l1.v
12
VERILOG_FILES_CNT += vl_cnt_gray.v
13
VERILOG_FILES_CNT += vl_cnt_gray_ce.v
14
VERILOG_FILES_CNT += vl_cnt_gray_ce_bin.v
15 3 unneback
 
16
VERILOG_FILES += $(VERILOG_FILES_CNT)
17
VERILOG_FILES += counters.v
18 5 unneback
VERILOG_FILES += memories.v
19 12 unneback
VERILOG_FILES += wb.v
20 18 unneback
VERILOG_FILES += arith.v
21 3 unneback
 
22
VERSATILE_LIBRARIES = versatile_library.v
23
VERSATILE_LIBRARIES += versatile_library_actel.v
24
VERSATILE_LIBRARIES += versatile_library_altera.v
25
 
26
svn_export:
27
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter_generator.php
28
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/CSV.class.php
29
 
30
#.PHONY: $(VERILOG_FILES_CNT)
31
$(VERILOG_FILES_CNT):
32 18 unneback
        ./versatile_counter_generator.php cnt_bin_ce.csv > vl_cnt_bin_ce.v
33
        ./versatile_counter_generator.php cnt_bin_ce_clear.csv > vl_cnt_bin_ce_clear.v
34
        ./versatile_counter_generator.php cnt_bin_ce_clear_set_rew.csv > vl_cnt_bin_ce_clear_set_rew.v
35
        ./versatile_counter_generator.php cnt_bin_ce_rew_l1.csv > vl_cnt_bin_ce_rew_l1.v
36
        ./versatile_counter_generator.php cnt_lfsr_zq.csv > vl_cnt_lfsr_zq.v
37
        ./versatile_counter_generator.php cnt_lfsr_ce_zq.csv > vl_cnt_lfsr_ce_zq.v
38
        ./versatile_counter_generator.php cnt_lfsr_ce_rew_l1.csv > vl_cnt_lfsr_ce_rew_l1.v
39
        ./versatile_counter_generator.php cnt_gray.csv > vl_cnt_gray.v
40
        ./versatile_counter_generator.php cnt_gray_ce.csv > vl_cnt_gray_ce.v
41
        ./versatile_counter_generator.php cnt_gray_ce_bin.csv > vl_cnt_gray_ce_bin.v
42 3 unneback
 
43
versatile_library.v: $(VERILOG_FILES)
44
        cat $(VERILOG_FILES)  | sed -r -e 's/\/\/E2_([a-z]+)/`\1/' > versatile_library.v
45
 
46
versatile_library_actel.v: $(VERILOG_FILES)
47
        vppreproc  --noline --noblank +define+ACTEL $(VERILOG_FILES) | sed -r -e 's/\/\/E2_([a-z]+)/`\1/' > versatile_library_actel.v
48
 
49
versatile_library_altera.v: $(VERILOG_FILES)
50
        vppreproc  --noline --noblank +define+ALTERA $(VERILOG_FILES) > versatile_library_altera.v
51
 
52
all: $(VERSATILE_LIBRARIES)
53
 
54
clean:
55
        rm $(VERSATILE_LIBRARIES)
56
        rm  $(VERILOG_FILES_CNT)

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.