OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [custom_defines.v] - Blame information for rev 139

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 139 unneback
//=tab Main
2
 
3
//=comment
4
//=comment Defines base part of module names
5
`define BASE vl_
6
 
7
//=comment Defines target technology
8
//=select
9
//`define GENERIC // GENERIC
10
`define ALTERA // ALTERA
11
//`define ACTEL // ACTEL
12
//=end
13
 
14
//=comment
15
//=comment Generate all modules
16
//`define ALL
17
 
18
 
19
//=comment System Verilog
20
`define SYSTEMVERILOG
21
 
22
//=tab Clk and reset
23
 
24
//=comment Global buffer for high fanout signals
25
`define GBUF
26
`define SYNC_RST
27
`define PLL
28
 
29
//=tab registers
30
`define DFF
31
`define DFF_ARRAY
32
`define DFF_CE
33
`define DFF_CE_CLEAR
34
`define DF_CE_SET
35
`define SPR
36
`define SRP
37
`define DFF_SR
38
`define LATCH
39
`define SHREG
40
`define SHREG_CE
41
`define DELAY
42
`define DELAY_EMPTYFLAG
43
`define PULSE2TOGGLE
44
`define TOGGLE2PULSE
45
`define SYNCHRONIZER
46
`define CDC
47
 
48
//=tab Logic
49
`define MUX_ANDOR
50
`define MUX2_ANDOR
51
`define MUX3_ANDOR
52
`define MUX4_ANDOR
53
`define MUX5_ANDOR
54
`define MUX6_ANDOR
55
`define PARITY
56
`define SHIFT_UNIT_32
57
`define LOGIC_UNIT
58
 
59
//=tab
60
 
61
//=tab IO
62
`define IO_DFF_OE
63
`define O_DFF
64
`define O_DDR
65
`define O_CLK
66
 
67
//=tab Counters
68
//=comment Binary counters
69
`define CNT_BIN
70
`define CNT_BIN_CE
71
`define CNT_BIN_CLEAR
72
`define CNT_BIN_CE_CLEAR
73
`define CNT_BIN_CE_CLEAR_L1_L2
74
`define CNT_BIN_CE_CLEAR_SET_REW
75
`define CNT_BIN_CE_REW_L1
76
`define CNT_BIN_CE_REW_ZQ_L1
77
`define CNT_BIN_CE_REW_Q_ZQ_L1
78
//=comment Gray counters
79
`define CNT_GRAY
80
`define CNT_GRAY_CE
81
`define CNT_GRAY_CE_BIN
82
//=comment LFSR counters
83
`define CNT_LFSR_ZQ
84
`define CNT_LFSR_CE
85
`define CNT_LFSR_CE_CLEAR_Q
86
`define CNT_LFSR_CE_Q
87
`define CNT_LFSR_CE_ZQ
88
`define CNT_LFSR_CE_Q_ZQ
89
`define CNT_LFSR_CE_REW_L1
90
//=comment Shift register based counters
91
`define CNT_SHREG_WRAP
92
`define CNT_SHREG_CLEAR
93
`define CNT_SHREG_CE_WRAP
94
`define CNT_SHREG_CE_CLEAR
95
`define CNT_SHREG_CE_CLEAR_WRAP
96
 
97
//=tab Memories
98
`define ROM_INIT
99
`define RAM
100
`define RAM_BE
101
`define DPRAM_1R1W
102
`define DPRAM_2R1W
103
`define DPRAM_1R2W
104
`define DPRAM_2R2W
105
`define DPRAM_BE_2R2W
106
`define FIFO_1R1W_FILL_LEVEL_SYNC
107
`define FIFO_2R2W_SYNC_SIMPLEX
108
`define FIFO_CMP_ASYNC
109
`define FIFO_1R1W_ASYNC
110
`define FIFO_2R2W_ASYNC
111
`define FIFO_2R2W_ASYNC_SIMPLEX
112
`define REG_FILE
113
 
114
//=tab Wishbone
115
`define WB3AVALON_BRIDGE
116
`define WB3WB3_BRIDGE
117
`define WB3_ARBITER_TYPE1
118
`define WB_ADR_INC
119
`define WB_RAM
120
`define WB_SHADOW_RAM
121
`define WB_B4_ROM
122
`define WB_BOOT_ROM
123
`define WB_DPRAM
124
`define WB_CACHE
125
`define WB_AVALON_BRIDGE
126
`define WB_AVALON_MEM_CACHE
127
`define WB_SDR_SDRAM_CTRL
128
 
129
//=tab Arithmetic
130
`define MULTS
131
`define MULTS18X18
132
`define MULT
133
 
134
///////////////////////////////////////
135
// dependencies
136
///////////////////////////////////////
137
 
138
`ifdef PLL
139
`ifndef SYNC_RST
140
`define SYNC_RST
141
`endif
142
`endif
143
 
144
`ifdef SYNC_RST
145
`ifndef GBUF
146
`define GBUF
147
`endif
148
`endif
149
 
150
`ifdef WB_SDR_SDRAM_CTRL
151
`ifndef WB_SHADOW_RAM
152
`define WB_SHADOW_RAM
153
`endif
154
`ifndef WB_CACHE
155
`define WB_CACHE
156
`endif
157
`ifndef WB_SDR_SDRAM
158
`define WB_SDR_SDRAM
159
`endif
160
`ifndef IO_DFF_OE
161
`define IO_DFF_OE
162
`endif
163
`ifndef O_DFF
164
`define O_DFF
165
`endif
166
`ifndef O_CLK
167
`define O_CLK
168
`endif
169
`endif
170
 
171
`ifdef WB_SDR_SDRAM
172
`ifndef CNT_SHREG_CLEAR
173
`define CNT_SHREG_CLEAR
174
`endif
175
`ifndef CNT_LFSR_ZQ
176
`define CNT_LFSR_ZQ
177
`endif
178
`ifndef DELAY_EMPTYFLAG
179
`define DELAY_EMPTYFLAG
180
`endif
181
`endif
182
 
183
`ifdef WB_DPRAM
184
`ifndef WB_ADR_INC
185
`define WB_ADR_INC
186
`endif
187
`ifndef DPRAM_BE_2R2W
188
`define DPRAM_BE_2R2W
189
`endif
190
`endif
191
 
192
`ifdef WB3_ARBITER_TYPE1
193
`ifndef SPR
194
`define SPR
195
`endif
196
`ifndef MUX_ANDOR
197
`define MUX_ANDOR
198
`endif
199
`endif
200
 
201
`ifdef WB3AVALON_BRIDGE
202
`ifndef WB3WB3_BRIDGE
203
`define WB3WB3_BRIDGE
204
`endif
205
`endif
206
 
207
`ifdef WB3WB3_BRIDGE
208
`ifndef CNT_SHREG_CE_CLEAR
209
`define CNT_SHREG_CE_CLEAR
210
`endif
211
`ifndef DFF
212
`define DFF
213
`endif
214
`ifndef DFF_CE
215
`define DFF_CE
216
`endif
217
`ifndef CNT_SHREG_CE_CLEAR
218
`define CNT_SHREG_CE_CLEAR
219
`endif
220
`ifndef FIFO_2R2W_ASYNC_SIMPLEX
221
`define FIFO_2R2W_ASYNC_SIMPLEX
222
`endif
223
`endif
224
 
225
 
226
`ifdef WB_AVALON_MEM_CACHE
227
`ifndef WB_SHADOW_RAM
228
`define WB_SHADOW_RAM
229
`endif
230
`ifndef WB_CACHE
231
`define WB_CACHE
232
`endif
233
`ifndef WB_AVALON_BRIDGE
234
`define WB_AVALON_BRIDGE
235
`endif
236
`endif
237
 
238
`ifdef WB_CACHE
239
`ifndef RAM
240
`define RAM
241
`endif
242
`ifndef WB_ADR_INC
243
`define WB_ADR_INC
244
`endif
245
`ifndef DPRAM_1R1W
246
`define DPRAM_1R1W
247
`endif
248
`ifndef DPRAM_1R2W
249
`define DPRAM_1R2W
250
`endif
251
`ifndef DPRAM_BE_2R2W
252
`define DPRAM_BE_2R2W
253
`endif
254
`ifndef CDC
255
`define CDC
256
`endif
257
`ifndef O_DFF
258
`define O_DFF
259
`endif
260
`ifndef O_CLK
261
`define O_CLK
262
`endif
263
`endif
264
 
265
`ifdef WB_SHADOW_RAM
266
`ifndef WB_RAM
267
`define WB_RAM
268
`endif
269
`endif
270
 
271
`ifdef WB_RAM
272
`ifndef WB_ADR_INC
273
`define WB_ADR_INC
274
`endif
275
`ifndef RAM_BE
276
`define RAM_BE
277
`endif
278
`endif
279
 
280
`ifdef MULTS18X18
281
`ifndef MULTS
282
`define MULTS
283
`endif
284
`endif
285
 
286
`ifdef SHIFT_UNIT_32
287
`ifndef MULTS
288
`define MULTS
289
`endif
290
`endif
291
 
292
`ifdef MUX2_ANDOR
293
`ifndef MUX_ANDOR
294
`define MUX_ANDOR
295
`endif
296
`endif
297
 
298
`ifdef MUX3_ANDOR
299
`ifndef MUX_ANDOR
300
`define MUX_ANDOR
301
`endif
302
`endif
303
 
304
`ifdef MUX4_ANDOR
305
`ifndef MUX_ANDOR
306
`define MUX_ANDOR
307
`endif
308
`endif
309
 
310
`ifdef MUX5_ANDOR
311
`ifndef MUX_ANDOR
312
`define MUX_ANDOR
313
`endif
314
`endif
315
 
316
`ifdef MUX6_ANDOR
317
`ifndef MUX_ANDOR
318
`define MUX_ANDOR
319
`endif
320
`endif
321
 
322
`ifdef FIFO_1R1W_FILL_LEVEL_SYNC
323
`ifndef CNT_BIN_CE
324
`define CNT_BIN_CE
325
`endif
326
`ifndef DPRAM_1R1W
327
`define DPRAM_1R1W
328
`endif
329
`ifndef CNT_BIN_CE_REW_Q_ZQ_L1
330
`define CNT_BIN_CE_REW_Q_ZQ_L1
331
`endif
332
`endif
333
 
334
`ifdef FIFO_1R1W_FILL_LEVEL_SYNC
335
`ifndef CNT_LFSR_CE
336
`define CNT_LFSR_CE
337
`endif
338
`ifndef DPRAM_2R2W
339
`define DPRAM_2R2W
340
`endif
341
`ifndef CNT_BIN_CE_REW_ZQ_L1
342
`define CNT_BIN_CE_REW_ZQ_L1
343
`endif
344
`endif
345
 
346
`ifdef FIFO_2R2W_ASYNC_SIMPLEX
347
`ifndef CNT_GRAY_CE_BIN
348
`define CNT_GRAY_CE_BIN
349
`endif
350
`ifndef DPRAM_2R2W
351
`define DPRAM_2R2W
352
`endif
353
`ifndef FIFO_CMP_ASYNC
354
`define FIFO_CMP_ASYNC
355
`endif
356
`endif
357
 
358
`ifdef FIFO_2R2W_ASYNC
359
`ifndef FIFO_1R1W_ASYNC
360
`define FIFO_1R1W_ASYNC
361
`endif
362
`endif
363
 
364
`ifdef FIFO_1R1W_ASYNC
365
`ifndef CNT_GRAY_CE_BIN
366
`define CNT_GRAY_CE_BIN
367
`endif
368
`ifndef DPRAM_1R1W
369
`define DPRAM_1R1W
370
`endif
371
`ifndef FIFO_CMP_ASYNC
372
`define FIFO_CMP_ASYNC
373
`endif
374
`endif
375
 
376
`ifdef FIFO_CMP_ASYNC
377
`ifndef DFF_SR
378
`define DFF_SR
379
`endif
380
`ifndef DFF
381
`define DFF
382
`endif
383
`endif
384
 
385
`ifdef REG_FILE
386
`ifndef DPRAM_1R1W
387
`define DPRAM_1R1W
388
`endif
389
`endif
390
 
391
`ifdef CDC
392
`ifndef PULSE2TOGGLE
393
`define PULSE2TOGGLE
394
`endif
395
`ifndef TOGGLE2PULSE
396
`define TOGGLE2PULSE
397
`endif
398
`ifndef SYNCHRONIZER
399
`define SYNCHRONIZER
400
`endif
401
`endif
402
 
403
`ifdef O_CLK
404
`ifndef O_DDR
405
`define O_DDR
406
`endif
407
`endif
408
 
409
// size to width
410
`define SIZE2WIDTH_EXPR

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.