OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [defines.v] - Blame information for rev 114

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 unneback
`ifndef BASE
2
`define BASE vl_
3
`endif
4
 
5 60 unneback
// default SYN_KEEP definition
6
`define SYN_KEEP /*synthesis syn_keep = 1*/
7
 
8 44 unneback
`ifdef ACTEL
9 60 unneback
`undef SYN_KEEP
10 44 unneback
`define SYN_KEEP /*synthesis syn_keep = 1*/
11
`endif
12
 
13 98 unneback
`ifdef ACTEL
14
    // ACTEL FPGA should not use logic to handle rw collision
15
    `define SYN_NO_RW_CHECK /*synthesis syn_ramstyle = "no_rw_check"*/
16
`else
17
    `define SYN_NO_RW_CHECK
18
`endif
19
 
20 40 unneback
`ifdef ALL
21
 
22
`define GBUF
23
`define SYNC_RST
24
`define PLL
25
 
26
`define MULTS
27
`define MULTS18X18
28
`define MULT
29
`define SHIFT_UNIT_32
30
`define LOGIC_UNIT
31
 
32
`define CNT_SHREG_WRAP
33
`define CNT_SHREG_CE_WRAP
34 104 unneback
`define CNT_SHREG_CLEAR
35 40 unneback
`define CNT_SHREG_CE_CLEAR
36
`define CNT_SHREG_CE_CLEAR_WRAP
37
 
38
`define MUX_ANDOR
39
`define MUX2_ANDOR
40
`define MUX3_ANDOR
41
`define MUX4_ANDOR
42
`define MUX5_ANDOR
43
`define MUX6_ANDOR
44 43 unneback
`define PARITY
45 40 unneback
 
46
`define ROM_INIT
47
`define RAM
48
`define RAM_BE
49
`define DPRAM_1R1W
50
`define DPRAM_2R1W
51 100 unneback
`define DPRAM_1R2W
52 40 unneback
`define DPRAM_2R2W
53 75 unneback
`define DPRAM_BE_2R2W
54 40 unneback
`define FIFO_1R1W_FILL_LEVEL_SYNC
55
`define FIFO_2R2W_SYNC_SIMPLEX
56
`define FIFO_CMP_ASYNC
57
`define FIFO_1R1W_ASYNC
58
`define FIFO_2R2W_ASYNC
59
`define FIFO_2R2W_ASYNC_SIMPLEX
60 48 unneback
`define REG_FILE
61 40 unneback
 
62
`define DFF
63
`define DFF_ARRAY
64
`define DFF_CE
65
`define DFF_CE_CLEAR
66
`define DF_CE_SET
67
`define SPR
68
`define SRP
69
`define DFF_SR
70
`define LATCH
71
`define SHREG
72
`define SHREG_CE
73
`define DELAY
74
`define DELAY_EMPTYFLAG
75 94 unneback
`define PULSE2TOGGLE
76
`define TOGGLE2PULSE
77
`define SYNCHRONIZER
78
`define CDC
79 40 unneback
 
80 75 unneback
`define WB3AVALON_BRIDGE
81 40 unneback
`define WB3WB3_BRIDGE
82
`define WB3_ARBITER_TYPE1
83 83 unneback
`define WB_ADR_INC
84 101 unneback
`define WB_RAM
85 103 unneback
`define WB_SHADOW_RAM
86 48 unneback
`define WB_B4_ROM
87 40 unneback
`define WB_BOOT_ROM
88
`define WB_DPRAM
89 101 unneback
`define WB_CACHE
90 103 unneback
`define WB_AVALON_BRIDGE
91
`define WB_AVALON_MEM_CACHE
92 40 unneback
 
93 44 unneback
`define IO_DFF_OE
94
`define O_DFF
95
 
96 40 unneback
`endif
97
 
98
`ifdef PLL
99
`ifndef SYNC_RST
100
`define SYNC_RST
101
`endif
102
`endif
103
 
104
`ifdef SYNC_RST
105
`ifndef GBUF
106
`define GBUF
107
`endif
108
`endif
109
 
110 108 unneback
`ifdef WB_DPRAM
111 92 unneback
`ifndef WB_ADR_INC
112
`define WB_ADR_INC
113 40 unneback
`endif
114 92 unneback
`ifndef DPRAM_BE_2R2W
115
`define DPRAM_BE_2R2W
116 40 unneback
`endif
117
`endif
118
 
119
`ifdef WB3_ARBITER_TYPE1
120 42 unneback
`ifndef SPR
121
`define SPR
122
`endif
123 40 unneback
`ifndef MUX_ANDOR
124
`define MUX_ANDOR
125
`endif
126
`endif
127
 
128 76 unneback
`ifdef WB3AVALON_BRIDGE
129
`ifndef WB3WB3_BRIDGE
130
`define WB3WB3_BRIDGE
131
`endif
132
`endif
133
 
134 40 unneback
`ifdef WB3WB3_BRIDGE
135
`ifndef CNT_SHREG_CE_CLEAR
136
`define CNT_SHREG_CE_CLEAR
137
`endif
138
`ifndef DFF
139
`define DFF
140
`endif
141
`ifndef DFF_CE
142
`define DFF_CE
143
`endif
144
`ifndef CNT_SHREG_CE_CLEAR
145
`define CNT_SHREG_CE_CLEAR
146
`endif
147
`ifndef FIFO_2R2W_ASYNC_SIMPLEX
148
`define FIFO_2R2W_ASYNC_SIMPLEX
149
`endif
150
`endif
151
 
152 103 unneback
 
153
`ifdef WB_AVALON_MEM_CACHE
154
`ifndef WB_SHADOW_RAM
155
`define WB_SHADOW_RAM
156
`endif
157
`ifndef WB_CACHE
158
`define WB_CACHE
159
`endif
160
`ifndef WB_AVALON_BRIDGE
161
`define WB_AVALON_BRIDGE
162
`endif
163
`endif
164
 
165 101 unneback
`ifdef WB_CACHE
166 100 unneback
`ifndef RAM
167
`define RAM
168
`endif
169
`ifndef WB_ADR_INC
170
`define WB_ADR_INC
171
`endif
172
`ifndef DPRAM_1R1W
173
`define DPRAM_1R1W
174
`endif
175
`ifndef DPRAM_1R2W
176
`define DPRAM_1R2W
177
`endif
178
`ifndef DPRAM_BE_2R2W
179
`define DPRAM_BE_2R2W
180
`endif
181
`ifndef CDC
182
`define CDC
183
`endif
184
`endif
185 103 unneback
 
186
`ifdef WB_SHADOW_RAM
187 114 unneback
`ifndef WB_RAM_BE
188
`define WB_RAM_BE
189 103 unneback
`endif
190
`endif
191
 
192
`ifdef WB_RAM
193
`ifndef WB_ADR_INC
194
`define WB_ADR_INC
195
`endif
196 114 unneback
`ifndef RAM_BE
197
`define RAM_BE
198 103 unneback
`endif
199 114 unneback
`endif
200
 
201 40 unneback
`ifdef MULTS18X18
202
`ifndef MULTS
203
`define MULTS
204
`endif
205
`endif
206
 
207
`ifdef SHIFT_UNIT_32
208
`ifndef MULTS
209
`define MULTS
210
`endif
211
`endif
212
 
213
`ifdef MUX2_ANDOR
214
`ifndef MUX_ANDOR
215
`define MUX_ANDOR
216
`endif
217
`endif
218
 
219
`ifdef MUX3_ANDOR
220
`ifndef MUX_ANDOR
221
`define MUX_ANDOR
222
`endif
223
`endif
224
 
225
`ifdef MUX4_ANDOR
226
`ifndef MUX_ANDOR
227
`define MUX_ANDOR
228
`endif
229
`endif
230
 
231
`ifdef MUX5_ANDOR
232
`ifndef MUX_ANDOR
233
`define MUX_ANDOR
234
`endif
235
`endif
236
 
237
`ifdef MUX6_ANDOR
238
`ifndef MUX_ANDOR
239
`define MUX_ANDOR
240
`endif
241
`endif
242
 
243
`ifdef FIFO_1R1W_FILL_LEVEL_SYNC
244
`ifndef CNT_BIN_CE
245
`define CNT_BIN_CE
246
`endif
247
`ifndef DPRAM_1R1W
248
`define DPRAM_1R1W
249
`endif
250
`ifndef CNT_BIN_CE_REW_Q_ZQ_L1
251
`define CNT_BIN_CE_REW_Q_ZQ_L1
252
`endif
253
`endif
254
 
255
`ifdef FIFO_1R1W_FILL_LEVEL_SYNC
256
`ifndef CNT_LFSR_CE
257
`define CNT_LFSR_CE
258
`endif
259
`ifndef DPRAM_2R2W
260
`define DPRAM_2R2W
261
`endif
262
`ifndef CNT_BIN_CE_REW_ZQ_L1
263
`define CNT_BIN_CE_REW_ZQ_L1
264
`endif
265
`endif
266
 
267
`ifdef FIFO_2R2W_ASYNC_SIMPLEX
268
`ifndef CNT_GRAY_CE_BIN
269
`define CNT_GRAY_CE_BIN
270
`endif
271
`ifndef DPRAM_2R2W
272
`define DPRAM_2R2W
273
`endif
274
`ifndef FIFO_CMP_ASYNC
275
`define FIFO_CMP_ASYNC
276
`endif
277
`endif
278
 
279
`ifdef FIFO_2R2W_ASYNC
280
`ifndef FIFO_1R1W_ASYNC
281
`define FIFO_1R1W_ASYNC
282
`endif
283
`endif
284
 
285
`ifdef FIFO_1R1W_ASYNC
286
`ifndef CNT_GRAY_CE_BIN
287
`define CNT_GRAY_CE_BIN
288
`endif
289
`ifndef DPRAM_1R1W
290
`define DPRAM_1R1W
291
`endif
292
`ifndef FIFO_CMP_ASYNC
293
`define FIFO_CMP_ASYNC
294
`endif
295
`endif
296
 
297
`ifdef FIFO_CMP_ASYNC
298
`ifndef DFF_SR
299
`define DFF_SR
300
`endif
301
`ifndef DFF
302
`define DFF
303
`endif
304
`endif
305 48 unneback
 
306
`ifdef REG_FILE
307
`ifndef DPRAM_1R1W
308
`define DPRAM_1R1W
309
`endif
310
`endif
311 97 unneback
 
312 98 unneback
`ifdef CDC
313
`ifndef PULSE2TOGGLE
314
`define PULSE2TOGGLE
315
`endif
316
`ifndef TOGGLE2PULSE
317
`define TOGGLE2PULSE
318
`endif
319
`ifndef SYNCHRONIZER
320
`define SYNCHRONIZER
321
`endif
322
`endif
323
 
324 97 unneback
// size to width
325 100 unneback
`define SIZE2WIDTH_EXPR = (`SIZE2WIDTH==1) ? 0 : (`SIZE2WIDTH==2) ? 1 : (`SIZE2WIDTH==4) ? 2 : (`SIZE2WIDTH==8) ? 3 : (`SIZE2WIDTH==16) ? 4 : (`SIZE2WIDTH==32) ? 5 : (`SIZE2WIDTH==64) ? 6 : (`SIZE2WIDTH==128) ? 7 : 8;

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.