OpenCores
URL https://opencores.org/ocsvn/vhdl_wb_tb/vhdl_wb_tb/trunk

Subversion Repositories vhdl_wb_tb

[/] [vhdl_wb_tb/] [trunk/] [rtl_sim/] [bin/] [init.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sinx
quit -sim
2
 
3
# create work-lib (prevents later error)
4
vlib work
5
vmap work work
6
#delete work-lib
7
vmap -del work
8
vdel -all -lib work
9
# create work-lib (empty lib)
10
vlib work
11
vmap work work
12
 
13
#compile all
14
project calculateorder
15
 
16
#set aliases
17
alias s "do ../bin/s.do"

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.