OpenCores
URL https://opencores.org/ocsvn/vhdl_wb_tb/vhdl_wb_tb/trunk

Subversion Repositories vhdl_wb_tb

[/] [vhdl_wb_tb/] [trunk/] [rtl_sim/] [bin/] [s.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sinx
quit -sim
2
project compileoutofdate
3
alias w "write format wave wave.do"
4
alias s "do ../bin/s.do"
5
alias b "bookmark add wave A"
6
vsim -t 1fs tb_top
7
#view wave
8
do ../run/wave.do
9
#run -all
10
run 120us

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.