OpenCores
URL https://opencores.org/ocsvn/vspi/vspi/trunk

Subversion Repositories vspi

[/] [vspi/] [trunk/] [projnav/] [xps/] [pcores/] [spiifc_v1_00_a/] [devl/] [projnav/] [ipcore_dir/] [buffermem_ste/] [implement/] [planAhead_rdn.bat] - Blame information for rev 14

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 mjlyons
#!/bin/sh
2
rem (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
3
rem
4
rem This file contains confidential and proprietary information
5
rem of Xilinx, Inc. and is protected under U.S. and
6
rem international copyright and other intellectual property
7
rem laws.
8
rem
9
rem DISCLAIMER
10
rem This disclaimer is not a license and does not grant any
11
rem rights to the materials distributed herewith. Except as
12
rem otherwise provided in a valid license issued to you by
13
rem Xilinx, and to the maximum extent permitted by applicable
14
rem law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
15
rem WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
16
rem AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
17
rem BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
18
rem INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
19
rem (2) Xilinx shall not be liable (whether in contract or tort,
20
rem including negligence, or under any other theory of
21
rem liability) for any loss or damage of any kind or nature
22
rem related to, arising under or in connection with these
23
rem materials, including for any direct, or any indirect,
24
rem special, incidental, or consequential loss or damage
25
rem (including loss of data, profits, goodwill, or any type of
26
rem loss or damage suffered as a result of any action brought
27
rem by a third party) even if such damage or loss was
28
rem reasonably foreseeable or Xilinx had been advised of the
29
rem possibility of the same.
30
rem
31
rem CRITICAL APPLICATIONS
32
rem Xilinx products are not designed or intended to be fail-
33
rem safe, or for use in any application requiring fail-safe
34
rem performance, such as life-support or safety devices or
35
rem systems, Class III medical devices, nuclear facilities,
36
rem applications related to the deployment of airbags, or any
37
rem other applications that could lead to death, personal
38
rem injury, or severe property or environmental damage
39
rem (individually and collectively, "Critical
40
rem Applications"). Customer assumes the sole risk and
41
rem liability of any use of Xilinx products in Critical
42
rem Applications, subject only to applicable laws and
43
rem regulations governing limitations on product liability.
44
rem
45
rem THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
46
rem PART OF THIS FILE AT ALL TIMES.
47
 
48
rem -----------------------------------------------------------------------------
49
rem  Script to synthesize and implement the Coregen FIFO Generator
50
rem -----------------------------------------------------------------------------
51
rmdir /S /Q results
52
mkdir results
53
cd results
54
copy ..\..\..\tmp\buffermem.edf .
55
planAhead -mode batch -source ..\planAhead_rdn.tcl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.