OpenCores
URL https://opencores.org/ocsvn/vspi/vspi/trunk

Subversion Repositories vspi

[/] [vspi/] [trunk/] [projnav/] [xps/] [pcores/] [spiifc_v1_00_a/] [devl/] [projnav/] [ipcore_dir/] [tmp/] [_xmsgs/] [xst.xmsgs] - Blame information for rev 14

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 mjlyons
2
7
8
Message file "usenglish/ip.msg" wasn't found.
9
10
 
11
0: (0,0)   : 4x4096        u:4
12
13
 
14
1: (4,0)         : 4x4096        u:4
15
16
 
17
0: (0,0)   : 4x4096        u:4
18
19
 
20
1: (4,0)         : 4x4096        u:4
21
22
 
23
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_input_block.vhd" Line 691: Comparison between arrays of unequal length always returns FALSE.
24
25
 
26
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_input_block.vhd" Line 707: Comparison between arrays of unequal length always returns FALSE.
27
28
 
29
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_gen_prim_width.vhd" Line 977: Range is empty (null range)
30
31
 
32
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_gen_prim_width.vhd" Line 977: Assignment ignored
33
34
 
35
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_gen_prim_width.vhd" Line 978: Range is empty (null range)
36
37
 
38
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_gen_prim_width.vhd" Line 978: Assignment ignored
39
40
 
41
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_gen_prim_wrapper_s6.vhd" Line 490: Net <douta_i[3]> does not have a driver.
42
43
 
44
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_gen_generic_cstr.vhd" Line 1544: Comparison between arrays of unequal length always returns FALSE.
45
46
 
47
"C:\Users\mjlyons\workspace\vSPI\projnav\xps\pcores\spiifc_v1_00_a\devl\projnav\ipcore_dir\tmp\_cg\_dbg\blk_mem_gen_v6_2\blk_mem_gen_generic_cstr.vhd" Line 1557: Comparison between arrays of unequal length always returns FALSE.
48
49
 
50
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <douta> of the instance <U0> is unconnected or connected to loadless signal.
51
52
 
53
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
54
55
 
56
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_bid> of the instance <U0> is unconnected or connected to loadless signal.
57
58
 
59
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_bresp> of the instance <U0> is unconnected or connected to loadless signal.
60
61
 
62
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_rid> of the instance <U0> is unconnected or connected to loadless signal.
63
64
 
65
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_rdata> of the instance <U0> is unconnected or connected to loadless signal.
66
67
 
68
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_rresp> of the instance <U0> is unconnected or connected to loadless signal.
69
70
 
71
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
72
73
 
74
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
75
76
 
77
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
78
79
 
80
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_awready> of the instance <U0> is unconnected or connected to loadless signal.
81
82
 
83
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_wready> of the instance <U0> is unconnected or connected to loadless signal.
84
85
 
86
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_bvalid> of the instance <U0> is unconnected or connected to loadless signal.
87
88
 
89
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_arready> of the instance <U0> is unconnected or connected to loadless signal.
90
91
 
92
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_rlast> of the instance <U0> is unconnected or connected to loadless signal.
93
94
 
95
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_rvalid> of the instance <U0> is unconnected or connected to loadless signal.
96
97
 
98
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
99
100
 
101
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/spiloopmem.vhd" line 160: Output port <s_axi_dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
102
103
 
104
Input <S_AXI_AWID<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
105
106
 
107
Input <S_AXI_AWADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
108
109
 
110
Input <S_AXI_AWLEN<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
111
112
 
113
Input <S_AXI_AWSIZE<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
114
115
 
116
Input <S_AXI_AWBURST<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
117
118
 
119
Input <S_AXI_WDATA<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
120
121
 
122
Input <S_AXI_WSTRB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
123
124
 
125
Input <S_AXI_ARID<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
126
127
 
128
Input <S_AXI_ARADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
129
130
 
131
Input <S_AXI_ARLEN<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
132
133
 
134
Input <S_AXI_ARSIZE<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
135
136
 
137
Input <S_AXI_ARBURST<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
138
139
 
140
Input <S_AClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
141
142
 
143
Input <S_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
144
145
 
146
Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
147
148
 
149
Input <S_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
150
151
 
152
Input <S_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
153
154
 
155
Input <S_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
156
157
 
158
Input <S_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
159
160
 
161
Input <S_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
162
163
 
164
Input <S_AXI_INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
165
166
 
167
Input <S_AXI_INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
168
169
 
170
Signal 'S_AXI_BID', unconnected in block 'blk_mem_gen_v6_2_xst', is tied to its initial value (0000).
171
172
 
173
Signal <S_AXI_BRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
174
175
 
176
Signal 'S_AXI_RID', unconnected in block 'blk_mem_gen_v6_2_xst', is tied to its initial value (0000).
177
178
 
179
Signal <S_AXI_RDATA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
180
181
 
182
Signal <S_AXI_RRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
183
184
 
185
Signal <S_AXI_RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
186
187
 
188
Signal <S_AXI_AWREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
189
190
 
191
Signal <S_AXI_WREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
192
193
 
194
Signal <S_AXI_BVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
195
196
 
197
Signal <S_AXI_ARREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
198
199
 
200
Signal <S_AXI_RLAST> is used but never assigned. This sourceless signal will be automatically connected to value GND.
201
202
 
203
Signal <S_AXI_RVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
204
205
 
206
Signal <S_AXI_SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
207
208
 
209
Signal <S_AXI_DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
210
211
 
212
Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
213
214
 
215
Input <DINB<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
216
217
 
218
Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
219
220
 
221
Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
222
223
 
224
Input <RSTB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
225
226
 
227
Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
228
229
 
230
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
231
232
 
233
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
234
235
 
236
Signal <INJECTDBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
237
238
 
239
Signal <INJECTSBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
240
241
 
242
Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
243
244
 
245
Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
246
247
 
248
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
249
250
 
251
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
252
253
 
254
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v6_2/blk_mem_gen_generic_cstr.vhd" line 1341: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
255
256
 
257
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v6_2/blk_mem_gen_generic_cstr.vhd" line 1341: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
258
259
 
260
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v6_2/blk_mem_gen_generic_cstr.vhd" line 1341: Output port <SBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
261
262
 
263
"c:/users/mjlyons/workspace/vspi/projnav/xps/pcores/spiifc_v1_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v6_2/blk_mem_gen_generic_cstr.vhd" line 1341: Output port <DBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
264
265
 
266
Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
267
268
 
269
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
270
271
 
272
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
273
274
 
275
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
276
277
 
278
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
279
280
 
281
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
282
283
 
284
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
285
286
 
287
Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
288
289
 
290
Input <DINB<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
291
292
 
293
Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_s6_1', is tied to its initial value (0000).
294
295
 
296
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
297
298
 
299
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
300
301
 
302
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
303
304
 
305
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
306
307
 
308
Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
309
310
 
311
Input <DINB<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
312
313
 
314
Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_s6_2', is tied to its initial value (0000).
315
316
 
317
Input <DOUTA_I<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
318
319
 
320
Input <RDADDRECC_I<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
321
322
 
323
Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
324
325
 
326
Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
327
328
 
329
Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
330
331
 
332
Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
333
334
 
335
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
336
337
 
338
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
339
340
 
341
HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
342
343
 
344
345
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.