OpenCores
URL https://opencores.org/ocsvn/vspi/vspi/trunk

Subversion Repositories vspi

[/] [vspi/] [trunk/] [projnav/] [xps/] [system_incl.make] - Blame information for rev 14

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 mjlyons
#################################################################
2
# Makefile generated by Xilinx Platform Studio
3
# Project:C:\Users\mjlyons\workspace\vSPI\projnav\xps\system.xmp
4
#
5
# WARNING : This file will be re-generated every time a command
6
# to run a make target is invoked. So, any changes made to this
7
# file manually, will be lost when make is invoked next.
8
#################################################################
9
 
10
SHELL = CMD
11
 
12
XILINX_EDK_DIR = C:/Xilinx/13.2/ISE_DS/EDK
13
 
14
SYSTEM = system
15
 
16
MHSFILE = system.mhs
17
 
18
FPGA_ARCH = spartan6
19
 
20
DEVICE = xc6slx45csg324-2
21
 
22
LANGUAGE = vhdl
23
GLOBAL_SEARCHPATHOPT =
24
PROJECT_SEARCHPATHOPT =
25
 
26
SEARCHPATHOPT = $(PROJECT_SEARCHPATHOPT) $(GLOBAL_SEARCHPATHOPT)
27
 
28
SUBMODULE_OPT =
29
 
30
PLATGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(SUBMODULE_OPT) -msg __xps/ise/xmsgprops.lst
31
 
32
OBSERVE_PAR_OPTIONS = -error yes
33
 
34
MICROBLAZE_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop.elf
35
MICROBLAZE_BOOTLOOP_LE = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop_le.elf
36
PPC405_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc405/ppc_bootloop.elf
37
PPC440_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc440/ppc440_bootloop.elf
38
BOOTLOOP_DIR = bootloops
39
 
40
MICROBLAZE_0_BOOTLOOP = $(BOOTLOOP_DIR)/microblaze_0.elf
41
 
42
BRAMINIT_ELF_IMP_FILES = $(MICROBLAZE_0_BOOTLOOP)
43
BRAMINIT_ELF_IMP_FILE_ARGS = -pe microblaze_0 $(MICROBLAZE_0_BOOTLOOP)
44
 
45
BRAMINIT_ELF_SIM_FILES = $(MICROBLAZE_0_BOOTLOOP)
46
BRAMINIT_ELF_SIM_FILE_ARGS = -pe microblaze_0 $(MICROBLAZE_0_BOOTLOOP)
47
 
48
SIM_CMD = isim_system
49
 
50
BEHAVIORAL_SIM_SCRIPT = simulation/behavioral/$(SYSTEM)_setup.tcl
51
 
52
STRUCTURAL_SIM_SCRIPT = simulation/structural/$(SYSTEM)_setup.tcl
53
 
54
TIMING_SIM_SCRIPT = simulation/timing/$(SYSTEM)_setup.tcl
55
 
56
DEFAULT_SIM_SCRIPT = $(BEHAVIORAL_SIM_SCRIPT)
57
 
58
SIMGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(BRAMINIT_ELF_SIM_FILE_ARGS) -msg __xps/ise/xmsgprops.lst -s isim
59
 
60
 
61
CORE_STATE_DEVELOPMENT_FILES =
62
 
63
WRAPPER_NGC_FILES = implementation/microblaze_0_wrapper.ngc \
64
implementation/mb_plb_wrapper.ngc \
65
implementation/ilmb_wrapper.ngc \
66
implementation/dlmb_wrapper.ngc \
67
implementation/dlmb_cntlr_wrapper.ngc \
68
implementation/ilmb_cntlr_wrapper.ngc \
69
implementation/lmb_bram_wrapper.ngc \
70
implementation/dip_switches_8bits_wrapper.ngc \
71
implementation/leds_8bits_wrapper.ngc \
72
implementation/push_buttons_5bits_wrapper.ngc \
73
implementation/clock_generator_0_wrapper.ngc \
74
implementation/mdm_0_wrapper.ngc \
75
implementation/proc_sys_reset_0_wrapper.ngc \
76
implementation/spiifc_0_wrapper.ngc \
77
implementation/xps_central_dma_0_wrapper.ngc
78
 
79
POSTSYN_NETLIST = implementation/$(SYSTEM).ngc
80
 
81
SYSTEM_BIT = implementation/$(SYSTEM).bit
82
 
83
DOWNLOAD_BIT = implementation/download.bit
84
 
85
SYSTEM_ACE = implementation/$(SYSTEM).ace
86
 
87
UCF_FILE = data\system.ucf
88
 
89
BMM_FILE = implementation/$(SYSTEM).bmm
90
 
91
BITGEN_UT_FILE = etc/bitgen.ut
92
 
93
XFLOW_OPT_FILE = etc/fast_runtime.opt
94
XFLOW_DEPENDENCY = __xps/xpsxflow.opt $(XFLOW_OPT_FILE)
95
 
96
XPLORER_DEPENDENCY = __xps/xplorer.opt
97
XPLORER_OPTIONS = -p $(DEVICE) -uc $(SYSTEM).ucf -bm $(SYSTEM).bmm -max_runs 7
98
 
99
FPGA_IMP_DEPENDENCY = $(BMM_FILE) $(POSTSYN_NETLIST) $(UCF_FILE) $(XFLOW_DEPENDENCY)
100
 
101
SDK_EXPORT_DIR = SDK\SDK_Export\hw
102
SYSTEM_HW_HANDOFF = $(SDK_EXPORT_DIR)/$(SYSTEM).xml
103
SYSTEM_HW_HANDOFF_BIT = $(SDK_EXPORT_DIR)/$(SYSTEM).bit
104
SYSTEM_HW_HANDOFF_BMM = $(SDK_EXPORT_DIR)/$(SYSTEM)_bd.bmm
105
SYSTEM_HW_HANDOFF_DEP = $(SYSTEM_HW_HANDOFF) $(SYSTEM_HW_HANDOFF_BIT) $(SYSTEM_HW_HANDOFF_BMM)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.