OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [_ngo/] [cs_icon_pro/] [coregen.cgp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
# Date: Sun May 19 14:49:36 2013
2
 
3
SET addpads = false
4
SET asysymbol = true
5
SET busformat = BusFormatAngleBracketNotRipped
6
SET createndf = false
7
SET designentry = VHDL
8
SET device = xc6vcx75t
9
SET devicefamily = virtex6
10
SET flowvendor = Other
11
SET formalverification = false
12
SET foundationsym = false
13
SET implementationfiletype = Ngc
14
SET package = ff484
15
SET removerpms = false
16
SET simulationfiles = Behavioral
17
SET speedgrade = -2
18
SET verilogsim = false
19
SET vhdlsim = true
20
SET workingdirectory = ./tmp/
21
 
22
# CRC: 74be68c1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.