URL
https://opencores.org/ocsvn/vtach/vtach/trunk
[/] [vtach/] [trunk/] [ipcore_dir/] [coregen.log] - Blame information for rev 2
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
wd5gnr |
CoreGen has not been configured with any user repositories.
|
| 2 |
|
|
CoreGen has been configured with the following Xilinx repositories:
|
| 3 |
|
|
- '/opt/Xilinx/13.2/ISE_DS/ISE/coregen/' [reloaded]
|
| 4 |
|
|
INFO:sim - Generating component instance 'mainmem' of
|
| 5 |
|
|
'xilinx.com:ip:blk_mem_gen:6.2' from
|
| 6 |
|
|
'/opt/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
|
| 7 |
|
|
gen_v6_2/component.xml'.
|
| 8 |
|
|
Applying current project options...
|
| 9 |
|
|
Finished applying current project options.
|
| 10 |
|
|
Cancelled executing Tcl generator.
|
| 11 |
|
|
Wrote CGP file for project 'mainmem'.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
