OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [bcdadd_tb_isim_beh.exe.sim/] [work/] [m_17063284189440612001_1811572986.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0xb4d1ced7 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "/home/alw/projects/vtachspartan/bcdadd_tb.v";
25
static int ng1[] = {0, 0};
26
static unsigned int ng2[] = {65537U, 0U};
27
static unsigned int ng3[] = {1U, 0U};
28
static unsigned int ng4[] = {65538U, 0U};
29
static unsigned int ng5[] = {0U, 0U};
30
 
31
 
32
 
33
static void Initial_41_0(char *t0)
34
{
35
    char *t1;
36
    char *t2;
37
    char *t3;
38
    char *t4;
39
 
40
LAB0:    t1 = (t0 + 2520U);
41
    t2 = *((char **)t1);
42
    if (t2 == 0)
43
        goto LAB2;
44
 
45
LAB3:    goto *t2;
46
 
47
LAB2:    xsi_set_current_line(41, ng0);
48
 
49
LAB4:    xsi_set_current_line(43, ng0);
50
    t2 = ((char*)((ng1)));
51
    t3 = (t0 + 1448);
52
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 17);
53
    xsi_set_current_line(44, ng0);
54
    t2 = ((char*)((ng1)));
55
    t3 = (t0 + 1608);
56
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 13);
57
    xsi_set_current_line(47, ng0);
58
    t2 = (t0 + 2328);
59
    xsi_process_wait(t2, 100000LL);
60
    *((char **)t1) = &&LAB5;
61
 
62
LAB1:    return;
63
LAB5:    xsi_set_current_line(50, ng0);
64
    t2 = ((char*)((ng2)));
65
    t3 = (t0 + 1448);
66
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 17);
67
    xsi_set_current_line(51, ng0);
68
    t2 = ((char*)((ng3)));
69
    t3 = (t0 + 1608);
70
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 13);
71
    xsi_set_current_line(52, ng0);
72
    t2 = (t0 + 2328);
73
    xsi_process_wait(t2, 20000LL);
74
    *((char **)t1) = &&LAB6;
75
    goto LAB1;
76
 
77
LAB6:    xsi_set_current_line(52, ng0);
78
    t3 = ((char*)((ng4)));
79
    t4 = (t0 + 1448);
80
    xsi_vlogvar_assign_value(t4, t3, 0, 0, 17);
81
    xsi_set_current_line(53, ng0);
82
    t2 = ((char*)((ng3)));
83
    t3 = (t0 + 1608);
84
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 13);
85
    xsi_set_current_line(54, ng0);
86
    t2 = (t0 + 2328);
87
    xsi_process_wait(t2, 10000LL);
88
    *((char **)t1) = &&LAB7;
89
    goto LAB1;
90
 
91
LAB7:    xsi_set_current_line(54, ng0);
92
    t3 = ((char*)((ng5)));
93
    t4 = (t0 + 1608);
94
    xsi_vlogvar_assign_value(t4, t3, 0, 0, 13);
95
    goto LAB1;
96
 
97
}
98
 
99
 
100
extern void work_m_17063284189440612001_1811572986_init()
101
{
102
        static char *pe[] = {(void *)Initial_41_0};
103
        xsi_register_didat("work_m_17063284189440612001_1811572986", "isim/bcdadd_tb_isim_beh.exe.sim/work/m_17063284189440612001_1811572986.didat");
104
        xsi_register_executes(pe);
105
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.