OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [unisims_ver/] [m_02760857255181855774_2593380106.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0xb4d1ced7 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
 
25
 
26
 
27
static void Gate_29_0(char *t0)
28
{
29
    char *t1;
30
    char *t2;
31
    char *t3;
32
    char *t4;
33
    char *t5;
34
    char *t6;
35
    char *t7;
36
    char *t8;
37
    char *t9;
38
    unsigned int t10;
39
    unsigned int t11;
40
    unsigned int t12;
41
    unsigned int t13;
42
    char *t14;
43
    char *t15;
44
 
45
LAB0:    t1 = (t0 + 2360U);
46
    t2 = *((char **)t1);
47
    if (t2 == 0)
48
        goto LAB2;
49
 
50
LAB3:    goto *t2;
51
 
52
LAB2:    t2 = (t0 + 1208U);
53
    t3 = *((char **)t2);
54
    t2 = (t0 + 2760);
55
    t4 = (t2 + 56U);
56
    t5 = *((char **)t4);
57
    t6 = (t5 + 56U);
58
    t7 = *((char **)t6);
59
    t8 = (t7 + 4);
60
    t9 = (t3 + 4);
61
    if (*((unsigned int *)t9) == 1)
62
        goto LAB4;
63
 
64
LAB5:    t10 = *((unsigned int *)t3);
65
    t11 = (t10 & 1);
66
    *((unsigned int *)t7) = t11;
67
    t12 = *((unsigned int *)t9);
68
    t13 = (t12 & 1);
69
    *((unsigned int *)t8) = t13;
70
 
71
LAB6:    t14 = (t0 + 2760);
72
    xsi_driver_vfirst_trans(t14, 0, 0);
73
    t15 = (t0 + 2680);
74
    *((int *)t15) = 1;
75
 
76
LAB1:    return;
77
LAB4:    *((unsigned int *)t7) = 1;
78
    *((unsigned int *)t8) = 1;
79
    goto LAB6;
80
 
81
}
82
 
83
 
84
extern void unisims_ver_m_02760857255181855774_2593380106_init()
85
{
86
        static char *pe[] = {(void *)Gate_29_0};
87
        xsi_register_didat("unisims_ver_m_02760857255181855774_2593380106", "isim/vtach_test_isim_beh.exe.sim/unisims_ver/m_02760857255181855774_2593380106.didat");
88
        xsi_register_executes(pe);
89
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.