OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [work/] [m_05642227282628408457_1090155951.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr 
/**********************************************************************/
2 
/*   ____  ____                                                       */
3 
/*  /   /\/   /                                                       */
4 
/* /___/  \  /                                                        */
5 
/* \   \   \/                                                       */
6 
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7 
/*  /   /          All Right Reserved.                                 */
8 
/* /---/   /\                                                         */
9 
/* \   \  /  \                                                      */
10 
/*  \___\/\___\                                                    */
11 
/***********************************************************************/
12 
 
13 
/* This file is designed for use with ISim build 0xb4d1ced7 */
14 
 
15 
#define XSI_HIDE_SYMBOL_SPEC true
16 
#include "xsi.h"
17 
#include <memory.h>
18 
#ifdef __GNUC__
19 
#include <stdlib.h>
20 
#else
21 
#include <malloc.h>
22 
#define alloca _alloca
23 
#endif
24 
static const char *ng0 = "/home/alw/projects/vtachspartan/vtach_test.v";
25 
static int ng1[] = {0, 0};
26 
static int ng2[] = {1, 0};
27 
 
28 
 
29 
 
30 
static void Always_37_0(char *t0)
31 
{
32 
    char t3[8];
33 
    char *t1;
34 
    char *t2;
35 
    char *t4;
36 
    char *t5;
37 
    char *t6;
38 
    char *t7;
39 
    unsigned int t8;
40 
    unsigned int t9;
41 
    unsigned int t10;
42 
    unsigned int t11;
43 
    unsigned int t12;
44 
    char *t13;
45 
    char *t14;
46 
    char *t15;
47 
    unsigned int t16;
48 
    unsigned int t17;
49 
    unsigned int t18;
50 
    unsigned int t19;
51 
    unsigned int t20;
52 
    unsigned int t21;
53 
    unsigned int t22;
54 
    unsigned int t23;
55 
    char *t24;
56 
 
57 
LAB0:    t1 = (t0 + 2360U);
58 
    t2 = *((char **)t1);
59 
    if (t2 == 0)
60 
        goto LAB2;
61 
 
62 
LAB3:    goto *t2;
63 
 
64 
LAB2:    xsi_set_current_line(37, ng0);
65 
    t2 = (t0 + 2168);
66 
    xsi_process_wait(t2, 1000LL);
67 
    *((char **)t1) = &&LAB4;
68 
 
69 
LAB1:    return;
70 
LAB4:    xsi_set_current_line(37, ng0);
71 
    t4 = (t0 + 1288);
72 
    t5 = (t4 + 56U);
73 
    t6 = *((char **)t5);
74 
    memset(t3, 0, 8);
75 
    t7 = (t6 + 4);
76 
    t8 = *((unsigned int *)t7);
77 
    t9 = (~(t8));
78 
    t10 = *((unsigned int *)t6);
79 
    t11 = (t10 & t9);
80 
    t12 = (t11 & 1U);
81 
    if (t12 != 0)
82 
        goto LAB8;
83 
 
84 
LAB6:    if (*((unsigned int *)t7) == 0)
85 
        goto LAB5;
86 
 
87 
LAB7:    t13 = (t3 + 4);
88 
    *((unsigned int *)t3) = 1;
89 
    *((unsigned int *)t13) = 1;
90 
 
91 
LAB8:    t14 = (t3 + 4);
92 
    t15 = (t6 + 4);
93 
    t16 = *((unsigned int *)t6);
94 
    t17 = (~(t16));
95 
    *((unsigned int *)t3) = t17;
96 
    *((unsigned int *)t14) = 0;
97 
    if (*((unsigned int *)t15) != 0)
98 
        goto LAB10;
99 
 
100 
LAB9:    t22 = *((unsigned int *)t3);
101 
    *((unsigned int *)t3) = (t22 & 1U);
102 
    t23 = *((unsigned int *)t14);
103 
    *((unsigned int *)t14) = (t23 & 1U);
104 
    t24 = (t0 + 1288);
105 
    xsi_vlogvar_assign_value(t24, t3, 0, 0, 1);
106 
    goto LAB2;
107 
 
108 
LAB5:    *((unsigned int *)t3) = 1;
109 
    goto LAB8;
110 
 
111 
LAB10:    t18 = *((unsigned int *)t3);
112 
    t19 = *((unsigned int *)t15);
113 
    *((unsigned int *)t3) = (t18 | t19);
114 
    t20 = *((unsigned int *)t14);
115 
    t21 = *((unsigned int *)t15);
116 
    *((unsigned int *)t14) = (t20 | t21);
117 
    goto LAB9;
118 
 
119 
}
120 
 
121 
static void Initial_39_1(char *t0)
122 
{
123 
    char *t1;
124 
    char *t2;
125 
    char *t3;
126 
    char *t4;
127 
 
128 
LAB0:    t1 = (t0 + 2608U);
129 
    t2 = *((char **)t1);
130 
    if (t2 == 0)
131 
        goto LAB2;
132 
 
133 
LAB3:    goto *t2;
134 
 
135 
LAB2:    xsi_set_current_line(39, ng0);
136 
 
137 
LAB4:    xsi_set_current_line(41, ng0);
138 
    t2 = ((char*)((ng1)));
139 
    t3 = (t0 + 1288);
140 
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 1);
141 
    xsi_set_current_line(42, ng0);
142 
    t2 = ((char*)((ng2)));
143 
    t3 = (t0 + 1448);
144 
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 1);
145 
    xsi_set_current_line(52, ng0);
146 
    t2 = (t0 + 2416);
147 
    xsi_process_wait(t2, 100000LL);
148 
    *((char **)t1) = &&LAB5;
149 
 
150 
LAB1:    return;
151 
LAB5:    xsi_set_current_line(52, ng0);
152 
    t3 = ((char*)((ng1)));
153 
    t4 = (t0 + 1448);
154 
    xsi_vlogvar_assign_value(t4, t3, 0, 0, 1);
155 
    goto LAB1;
156 
 
157 
}
158 
 
159 
 
160 
extern void work_m_05642227282628408457_1090155951_init()
161 
{
162 
        static char *pe[] = {(void *)Always_37_0,(void *)Initial_39_1};
163 
        xsi_register_didat("work_m_05642227282628408457_1090155951", "isim/vtach_test_isim_beh.exe.sim/work/m_05642227282628408457_1090155951.didat");
164 
        xsi_register_executes(pe);
165 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.