OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [work/] [m_10201975448097158065_1229413918.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0xb4d1ced7 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "/home/alw/projects/vtachspartan/mainclock.v";
25
static int ng1[] = {0, 0};
26
 
27
 
28
 
29
static void Cont_48_0(char *t0)
30
{
31
    char *t1;
32
    char *t2;
33
    char *t3;
34
    char *t4;
35
    char *t5;
36
    char *t6;
37
    char *t7;
38
    unsigned int t8;
39
    unsigned int t9;
40
    char *t10;
41
    unsigned int t11;
42
    unsigned int t12;
43
    char *t13;
44
    unsigned int t14;
45
    unsigned int t15;
46
 
47
LAB0:    t1 = (t0 + 4120U);
48
    t2 = *((char **)t1);
49
    if (t2 == 0)
50
        goto LAB2;
51
 
52
LAB3:    goto *t2;
53
 
54
LAB2:    xsi_set_current_line(48, ng0);
55
    t2 = ((char*)((ng1)));
56
    t3 = (t0 + 5032);
57
    t4 = (t3 + 56U);
58
    t5 = *((char **)t4);
59
    t6 = (t5 + 56U);
60
    t7 = *((char **)t6);
61
    memset(t7, 0, 8);
62
    t8 = 1U;
63
    t9 = t8;
64
    t10 = (t2 + 4);
65
    t11 = *((unsigned int *)t2);
66
    t8 = (t8 & t11);
67
    t12 = *((unsigned int *)t10);
68
    t9 = (t9 & t12);
69
    t13 = (t7 + 4);
70
    t14 = *((unsigned int *)t7);
71
    *((unsigned int *)t7) = (t14 | t8);
72
    t15 = *((unsigned int *)t13);
73
    *((unsigned int *)t13) = (t15 | t9);
74
    xsi_driver_vfirst_trans(t3, 0, 0);
75
 
76
LAB1:    return;
77
}
78
 
79
static void Cont_49_1(char *t0)
80
{
81
    char *t1;
82
    char *t2;
83
    char *t3;
84
    char *t4;
85
    char *t5;
86
    char *t6;
87
    char *t7;
88
    unsigned int t8;
89
    unsigned int t9;
90
    char *t10;
91
    unsigned int t11;
92
    unsigned int t12;
93
    char *t13;
94
    unsigned int t14;
95
    unsigned int t15;
96
    char *t16;
97
 
98
LAB0:    t1 = (t0 + 4368U);
99
    t2 = *((char **)t1);
100
    if (t2 == 0)
101
        goto LAB2;
102
 
103
LAB3:    goto *t2;
104
 
105
LAB2:    xsi_set_current_line(49, ng0);
106
    t2 = (t0 + 2488U);
107
    t3 = *((char **)t2);
108
    t2 = (t0 + 5096);
109
    t4 = (t2 + 56U);
110
    t5 = *((char **)t4);
111
    t6 = (t5 + 56U);
112
    t7 = *((char **)t6);
113
    memset(t7, 0, 8);
114
    t8 = 1U;
115
    t9 = t8;
116
    t10 = (t3 + 4);
117
    t11 = *((unsigned int *)t3);
118
    t8 = (t8 & t11);
119
    t12 = *((unsigned int *)t10);
120
    t9 = (t9 & t12);
121
    t13 = (t7 + 4);
122
    t14 = *((unsigned int *)t7);
123
    *((unsigned int *)t7) = (t14 | t8);
124
    t15 = *((unsigned int *)t13);
125
    *((unsigned int *)t13) = (t15 | t9);
126
    xsi_driver_vfirst_trans(t2, 0, 0);
127
    t16 = (t0 + 4936);
128
    *((int *)t16) = 1;
129
 
130
LAB1:    return;
131
}
132
 
133
static void Cont_50_2(char *t0)
134
{
135
    char *t1;
136
    char *t2;
137
    char *t3;
138
    char *t4;
139
    char *t5;
140
    char *t6;
141
    char *t7;
142
    unsigned int t8;
143
    unsigned int t9;
144
    char *t10;
145
    unsigned int t11;
146
    unsigned int t12;
147
    char *t13;
148
    unsigned int t14;
149
    unsigned int t15;
150
    char *t16;
151
 
152
LAB0:    t1 = (t0 + 4616U);
153
    t2 = *((char **)t1);
154
    if (t2 == 0)
155
        goto LAB2;
156
 
157
LAB3:    goto *t2;
158
 
159
LAB2:    xsi_set_current_line(50, ng0);
160
    t2 = (t0 + 2168U);
161
    t3 = *((char **)t2);
162
    t2 = (t0 + 5160);
163
    t4 = (t2 + 56U);
164
    t5 = *((char **)t4);
165
    t6 = (t5 + 56U);
166
    t7 = *((char **)t6);
167
    memset(t7, 0, 8);
168
    t8 = 1U;
169
    t9 = t8;
170
    t10 = (t3 + 4);
171
    t11 = *((unsigned int *)t3);
172
    t8 = (t8 & t11);
173
    t12 = *((unsigned int *)t10);
174
    t9 = (t9 & t12);
175
    t13 = (t7 + 4);
176
    t14 = *((unsigned int *)t7);
177
    *((unsigned int *)t7) = (t14 | t8);
178
    t15 = *((unsigned int *)t13);
179
    *((unsigned int *)t13) = (t15 | t9);
180
    xsi_driver_vfirst_trans(t2, 0, 0);
181
    t16 = (t0 + 4952);
182
    *((int *)t16) = 1;
183
 
184
LAB1:    return;
185
}
186
 
187
 
188
extern void work_m_10201975448097158065_1229413918_init()
189
{
190
        static char *pe[] = {(void *)Cont_48_0,(void *)Cont_49_1,(void *)Cont_50_2};
191
        xsi_register_didat("work_m_10201975448097158065_1229413918", "isim/vtach_test_isim_beh.exe.sim/work/m_10201975448097158065_1229413918.didat");
192
        xsi_register_executes(pe);
193
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.