OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [work/] [m_14056882636803624207_3358818348.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0xb4d1ced7 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
 
25
 
26
 
27
 
28
extern void work_m_14056882636803624207_3358818348_init()
29
{
30
        xsi_register_didat("work_m_14056882636803624207_3358818348", "isim/vtach_test_isim_beh.exe.sim/work/m_14056882636803624207_3358818348.didat");
31
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.