OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [work/] [vtach_test_isim_beh.exe_main.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
#include "xsi.h"
14
 
15
struct XSI_INFO xsi_info;
16
 
17
 
18
 
19
int main(int argc, char **argv)
20
{
21
    xsi_init_design(argc, argv);
22
    xsi_register_info(&xsi_info);
23
 
24
    xsi_register_min_prec_unit(-12);
25
    xilinxcorelib_ver_m_04284627112054182733_2463969322_init();
26
    xilinxcorelib_ver_m_18166792875774041790_1213357100_init();
27
    xilinxcorelib_ver_m_01834407678936685707_1014541575_init();
28
    xilinxcorelib_ver_m_13973252061880924346_2122377989_init();
29
    work_m_14056882636803624207_3358818348_init();
30
    work_m_16067247926306951095_2381739659_init();
31
    work_m_13308596662500982257_4273933090_init();
32
    work_m_08320463847941471688_3487611372_init();
33
    work_m_09336331803200154579_2188239809_init();
34
    work_m_04858142151932611787_1448562763_init();
35
    work_m_04254734149188626207_4247330768_init();
36
    work_m_00468998010657887037_1832158028_init();
37
    work_m_12310458916443855987_1905399362_init();
38
    work_m_12310458916443855987_1996477019_init();
39
    work_m_15115720593736110529_3833561510_init();
40
    work_m_09111896553275442466_4226321008_init();
41
    work_m_04582387701478104048_2725559894_init();
42
    unisims_ver_m_02760857255181855774_2593380106_init();
43
    unisims_ver_m_13701390776532775226_2297623829_init();
44
    unisims_ver_m_03665957290517102759_3574923728_init();
45
    unisims_ver_m_04163921743207846394_3100994011_init();
46
    unisims_ver_m_04163921743207846394_0635491122_init();
47
    unisims_ver_m_15199658318250913943_0973828799_init();
48
    unisims_ver_m_06516314977152270253_0712595201_init();
49
    work_m_10201975448097158065_1229413918_init();
50
    work_m_10106202297111879672_3823007873_init();
51
    work_m_05642227282628408457_1090155951_init();
52
    work_m_10764087207863065690_2073120511_init();
53
 
54
 
55
    xsi_register_tops("work_m_05642227282628408457_1090155951");
56
    xsi_register_tops("work_m_10764087207863065690_2073120511");
57
 
58
 
59
    return xsi_run_simulation(argc, argv);
60
 
61
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.