OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [xilinxcorelib_ver/] [m_18166792875774041790_1213357100.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0xb4d1ced7 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
 
25
 
26
 
27
static void Always_1930_0(char *t0)
28
{
29
    char *t1;
30
    char *t2;
31
    char *t3;
32
    char *t4;
33
    char *t5;
34
 
35
LAB0:    t1 = (t0 + 4800U);
36
    t2 = *((char **)t1);
37
    if (t2 == 0)
38
        goto LAB2;
39
 
40
LAB3:    goto *t2;
41
 
42
LAB2:    t2 = (t0 + 5120);
43
    *((int *)t2) = 1;
44
    t3 = (t0 + 4832);
45
    *((char **)t3) = t2;
46
    *((char **)t1) = &&LAB4;
47
 
48
LAB1:    return;
49
LAB4:
50
LAB5:    t4 = (t0 + 1888U);
51
    t5 = *((char **)t4);
52
    t4 = (t0 + 2768);
53
    xsi_vlogvar_assign_value(t4, t5, 0, 0, 13);
54
    t2 = (t0 + 2368U);
55
    t3 = *((char **)t2);
56
    t2 = (t0 + 3248);
57
    xsi_vlogvar_assign_value(t2, t3, 0, 0, 7);
58
    t2 = (t0 + 2048U);
59
    t3 = *((char **)t2);
60
    t2 = (t0 + 2928);
61
    xsi_vlogvar_assign_value(t2, t3, 0, 0, 1);
62
    t2 = (t0 + 2208U);
63
    t3 = *((char **)t2);
64
    t2 = (t0 + 3088);
65
    xsi_vlogvar_assign_value(t2, t3, 0, 0, 1);
66
    goto LAB2;
67
 
68
}
69
 
70
 
71
extern void xilinxcorelib_ver_m_18166792875774041790_1213357100_init()
72
{
73
        static char *pe[] = {(void *)Always_1930_0};
74
        xsi_register_didat("xilinxcorelib_ver_m_18166792875774041790_1213357100", "isim/vtach_test_isim_beh.exe.sim/xilinxcorelib_ver/m_18166792875774041790_1213357100.didat");
75
        xsi_register_executes(pe);
76
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.