OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [top.xst] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
set -tmpdir "xst/projnav.tmp"
2
set -xsthdpdir "xst"
3
run
4
-ifn top.prj
5
-ifmt mixed
6
-ofn top
7
-ofmt NGC
8
-p xc3s1000-4-ft256
9
-top top
10
-opt_mode Speed
11
-opt_level 2
12
-iuc NO
13
-keep_hierarchy No
14
-netlist_hierarchy As_Optimized
15
-rtlview Yes
16
-glob_opt AllClockNets
17
-read_cores YES
18
-sd {"ipcore_dir"  }
19
-write_timing_constraints NO
20
-cross_clock_analysis NO
21
-hierarchy_separator /
22
-bus_delimiter <>
23
-case Maintain
24
-slice_utilization_ratio 100
25
-bram_utilization_ratio 100
26
-verilog2001 YES
27
-fsm_extract YES -fsm_encoding Auto
28
-safe_implementation No
29
-fsm_style LUT
30
-ram_extract Yes
31
-ram_style Auto
32
-rom_extract Yes
33
-mux_style Auto
34
-decoder_extract YES
35
-priority_extract Yes
36
-shreg_extract YES
37
-shift_extract YES
38
-xor_collapse YES
39
-rom_style Auto
40
-auto_bram_packing NO
41
-mux_extract Yes
42
-resource_sharing YES
43
-async_to_sync NO
44
-mult_style Auto
45
-iobuf YES
46
-max_fanout 500
47
-bufg 8
48
-register_duplication YES
49
-register_balancing Yes
50
-move_first_stage YES
51
-move_last_stage YES
52
-slice_packing YES
53
-optimize_primitives NO
54
-use_clock_enable Yes
55
-use_sync_set Yes
56
-use_sync_reset Yes
57
-iob False
58
-equivalent_register_removal YES
59
-slice_utilization_ratio_maxmargin 5

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.