OpenCores
URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [top_summary.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr 
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
2 
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
3 
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
4 
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
5 
<TD ALIGN=CENTER COLSPAN='4'><B>top Project Status (05/24/2013 - 07:13:56)</B></TD></TR>
6 
<TR ALIGN=LEFT>
7 
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
8 
<TD>vtachspartan.xise</TD>
9 
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
10 
<TD> No Errors </TD>
11 
</TR>
12 
<TR ALIGN=LEFT>
13 
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
14 
<TD>top</TD>
15 
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
16 
<TD>Programming File Generated</TD>
17 
</TR>
18 
<TR ALIGN=LEFT>
19 
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
20 
<TD>xc3s1000-4ft256</TD>
21 
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
22 
<TD>
23 
No Errors</TD>
24 
</TR>
25 
<TR ALIGN=LEFT>
26 
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 13.2</TD>
27 
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
28 
<TD ALIGN=LEFT><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/*.xmsgs?&DataKey=Warning'>122 Warnings (9 new)</A></TD>
29 
</TR>
30 
<TR ALIGN=LEFT>
31 
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
32 
<TD>Timing Performance</TD>
33 
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
34 
<TD>
35 
<A HREF_DISABLED='/home/alw/projects/vtachspartan/top.unroutes'>All Signals Completely Routed</A></TD>
36 
</TR>
37 
<TR ALIGN=LEFT>
38 
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
39 
<TD><A HREF_DISABLED='Performance without IOB Packing?&DataKey=Strategy'>Performance without IOB Packing</A></TD>
40 
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
41 
<TD>
42 
<A HREF_DISABLED='/home/alw/projects/vtachspartan/top.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
43 
</TR>
44 
<TR ALIGN=LEFT>
45 
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
46 
<TD>
47 
<A HREF_DISABLED='/home/alw/projects/vtachspartan/top_envsettings.html'>
48 
System Settings</A>
49 
</TD>
50 
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
51 
<TD>0 &nbsp;<A HREF_DISABLED='/home/alw/projects/vtachspartan/top.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
52 
</TR>
53 
</TABLE>
54 
 
55 
 
56 
 
57 
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
58 
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
59 
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
60 
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
61 
</TR>
62 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
63 
<TD ALIGN=RIGHT>237</TD>
64 
<TD ALIGN=RIGHT>15,360</TD>
65 
<TD ALIGN=RIGHT>1%</TD>
66 
<TD COLSPAN='2'>&nbsp;</TD>
67 
</TR>
68 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
69 
<TD ALIGN=RIGHT>557</TD>
70 
<TD ALIGN=RIGHT>15,360</TD>
71 
<TD ALIGN=RIGHT>3%</TD>
72 
<TD COLSPAN='2'>&nbsp;</TD>
73 
</TR>
74 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
75 
<TD ALIGN=RIGHT>347</TD>
76 
<TD ALIGN=RIGHT>7,680</TD>
77 
<TD ALIGN=RIGHT>4%</TD>
78 
<TD COLSPAN='2'>&nbsp;</TD>
79 
</TR>
80 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
81 
<TD ALIGN=RIGHT>347</TD>
82 
<TD ALIGN=RIGHT>347</TD>
83 
<TD ALIGN=RIGHT>100%</TD>
84 
<TD COLSPAN='2'>&nbsp;</TD>
85 
</TR>
86 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing unrelated logic</TD>
87 
<TD ALIGN=RIGHT>0</TD>
88 
<TD ALIGN=RIGHT>347</TD>
89 
<TD ALIGN=RIGHT>0%</TD>
90 
<TD COLSPAN='2'>&nbsp;</TD>
91 
</TR>
92 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
93 
<TD ALIGN=RIGHT>597</TD>
94 
<TD ALIGN=RIGHT>15,360</TD>
95 
<TD ALIGN=RIGHT>3%</TD>
96 
<TD COLSPAN='2'>&nbsp;</TD>
97 
</TR>
98 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
99 
<TD ALIGN=RIGHT>557</TD>
100 
<TD>&nbsp;</TD>
101 
<TD>&nbsp;</TD>
102 
<TD COLSPAN='2'>&nbsp;</TD>
103 
</TR>
104 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as a route-thru</TD>
105 
<TD ALIGN=RIGHT>40</TD>
106 
<TD>&nbsp;</TD>
107 
<TD>&nbsp;</TD>
108 
<TD COLSPAN='2'>&nbsp;</TD>
109 
</TR>
110 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='/home/alw/projects/vtachspartan/top_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
111 
<TD ALIGN=RIGHT>32</TD>
112 
<TD ALIGN=RIGHT>173</TD>
113 
<TD ALIGN=RIGHT>18%</TD>
114 
<TD COLSPAN='2'>&nbsp;</TD>
115 
</TR>
116 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB16s</TD>
117 
<TD ALIGN=RIGHT>1</TD>
118 
<TD ALIGN=RIGHT>24</TD>
119 
<TD ALIGN=RIGHT>4%</TD>
120 
<TD COLSPAN='2'>&nbsp;</TD>
121 
</TR>
122 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFGMUXs</TD>
123 
<TD ALIGN=RIGHT>3</TD>
124 
<TD ALIGN=RIGHT>8</TD>
125 
<TD ALIGN=RIGHT>37%</TD>
126 
<TD COLSPAN='2'>&nbsp;</TD>
127 
</TR>
128 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DCMs</TD>
129 
<TD ALIGN=RIGHT>1</TD>
130 
<TD ALIGN=RIGHT>4</TD>
131 
<TD ALIGN=RIGHT>25%</TD>
132 
<TD COLSPAN='2'>&nbsp;</TD>
133 
</TR>
134 
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
135 
<TD ALIGN=RIGHT>3.29</TD>
136 
<TD>&nbsp;</TD>
137 
<TD>&nbsp;</TD>
138 
<TD COLSPAN='2'>&nbsp;</TD>
139 
</TR>
140 
</TABLE>
141 
 
142 
 
143 
 
144 
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
145 
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
146 
<TR ALIGN=LEFT>
147 
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
148 
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0)</TD>
149 
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
150 
<TD COLSPAN='2'><A HREF_DISABLED='/home/alw/projects/vtachspartan/top_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
151 
</TR>
152 
<TR ALIGN=LEFT>
153 
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
154 
<A HREF_DISABLED='/home/alw/projects/vtachspartan/top.unroutes'>All Signals Completely Routed</A></TD>
155 
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
156 
<TD COLSPAN='2'><A HREF_DISABLED='/home/alw/projects/vtachspartan/top_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
157 
</TR>
158 
<TR ALIGN=LEFT>
159 
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
160 
<TD>
161 
<A HREF_DISABLED='/home/alw/projects/vtachspartan/top.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
162 
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
163 
<TD COLSPAN='2'>&nbsp;</TD>
164 
</TABLE>
165 
 
166 
 
167 
 
168 
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
169 
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
170 
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
171 
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
172 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/top.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sat May 25 07:43:22 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/xst.xmsgs?&DataKey=Warning'>20 Warnings (9 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/xst.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
173 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/top.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sat May 25 07:43:28 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
174 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/top_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Sat May 25 07:43:37 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/map.xmsgs?&DataKey=Warning'>51 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/map.xmsgs?&DataKey=Info'>5 Infos (0 new)</A></TD></TR>
175 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/top.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Sat May 25 07:43:43 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
176 
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
177 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/top.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Sat May 25 07:43:45 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/trce.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
178 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/top.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Sat May 25 07:43:49 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/bitgen.xmsgs?&DataKey=Warning'>51 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/alw/projects/vtachspartan/_xmsgs/bitgen.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
179 
</TABLE>
180 
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
181 
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
182 
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
183 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Wed May 22 23:22:19 2013</TD></TR>
184 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/top_map.psr'>Physical Synthesis Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Sat May 25 07:43:37 2013</TD></TR>
185 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Sat May 25 07:43:49 2013</TD></TR>
186 
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/alw/projects/vtachspartan/webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Sat May 25 07:43:49 2013</TD></TR>
187 
</TABLE>
188 
 
189 
 
190 
<br><center><b>Date Generated:</b> 05/28/2013 - 20:50:56</center>
191 
</BODY></HTML>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.