OpenCores
URL https://opencores.org/ocsvn/wb_tk/wb_tk/trunk

Subversion Repositories wb_tk

[/] [wb_tk/] [web_uploads/] [index.shtml] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 root
<!--# include virtual="/ssi/ssi_start.shtml" -->
2
<link REL="stylesheet" TYPE="text/css" HREF="/people/tantos/styles.css">
3
 
4
<h1>The WishboneTK</h1>
5
<h2>General Description</h2>
6
<p>
7
WhisnoneTK is a set of IP cores designed to be compatible with the <a href="/wishbone">Wishbone</a> bus
8
specification. The members of the tool-kit are general purpose building-blocks whose (hopefuly) make designing Wishbone compatible
9
devices easier. The elements in the libarary are avaliable free for any kind of use <!--and licensed under the GNU LGPL license-->.
10
The parts in the library use an <a href="wb_extensions.shtml">extended signal-set</a> than defined in the Wishbone interface.
11
The toolkit supposed to be technology independent. That's acheaved by moving all technology-specific code to a different package. Porting
12
that package to other technologies than the current one (Altera+Exemplar) is easy. That package can also be downloaded.
13
<p>
14
The elements currently in the library are:
15
<ul>
16
        <li><a href="wb_out_reg.shtml">Output register</a></li>
17
        <li><a href="wb_arbiter.shtml">Two-way bus arbiter</a></li>
18
        <li><a href="wb_async_slave.shtml">Asyncronous (SRAM-like) slave interface</a></li>
19
        <li><a href="wb_async_master.shtml">Asyncronous master interface</a></li>
20
        <li><a href="wb_bus_resizer.shtml">Bus up-sizer</a></li>
21
        <li><a href="wb_ram.shtml">Single-port RAM</a></li>
22
</ul>
23
These elements are contained in the <code>wb_tk</code> package.
24
<p>
25
There are some procedures useful for testing Wishbone devices in the package
26
<code><a href="wb_test.shtml">test</a></code>.
27
<p>
28
Other elements planned for the toolkit:
29
<ul>
30
        <li>FIFO buffer</li>
31
<!--    <li>Simple DMA controller</li>-->
32
        <li>Various DRAM (FP, EDO, SD) interfaces</li>
33
        <li>Input register</li>
34
        <li>Timer</li>
35
        <li>UART</li>
36
        <li>Syncronous serial interface</li>
37
        <li>Dual-ported (shared) memory</li>
38
        <li>CACHE memory</li>
39
</ul>
40
<h2>Download</h2>
41
<p>
42
The source for the toolkit can be downloaded from the CVS repository.
43
You can browse the repository <a href="/cvsweb.shtml/wb_tk/">here</a> or
44
use <a href="/cvsmodule.shtml">CVSget</a> with module name <strong>wb_tk</strong>.
45
 
46
<h2>Author & Maintainer</h2>
47
<p>
48
<a href="/people/tantos">Andras Tantos</a>
49
<!--# include virtual="/ssi/ssi_end.shtml" -->

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.