OpenCores
URL https://opencores.org/ocsvn/wbddr3/wbddr3/trunk

Subversion Repositories wbddr3

[/] [wbddr3/] [trunk/] [Makefile] - Blame information for rev 13

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
################################################################################
2
##
3
## Filename:    Makefile
4
##
5
## Project:     A wishbone controlled DDR3 SDRAM memory controller.
6
##
7
## Purpose:     To coordinate the master build of the project.  This includes
8
##              the Verilator simulation, the test bench, and then the run of
9
##      the testbench itself.
10
##
11
## Creator:     Dan Gisselquist, Ph.D.
12
##              Gisselquist Technology, LLC
13
##
14
################################################################################
15
##
16
## Copyright (C) 2015-2016, Gisselquist Technology, LLC
17
##
18
## This program is free software (firmware): you can redistribute it and/or
19
## modify it under the terms of  the GNU General Public License as published
20
## by the Free Software Foundation, either version 3 of the License, or (at
21
## your option) any later version.
22
##
23
## This program is distributed in the hope that it will be useful, but WITHOUT
24
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
## for more details.
27
##
28
## You should have received a copy of the GNU General Public License along
29
## with this program.  (It's in the $(ROOT)/doc directory, run make with no
30
## target there if the PDF file isn't present.)  If not, see
31
##  for a copy.
32
##
33
## License:     GPL, v3, as defined and found on www.gnu.org,
34
##              http://www.gnu.org/licenses/gpl.html
35
##
36
##
37
################################################################################
38
##
39
##
40 13 dgisselq
all: rtl bench
41 2 dgisselq
 
42
.PHONY: doc
43
doc:
44
        cd doc; $(MAKE) --no-print-directory
45
 
46
.PHONY: rtl
47
rtl:
48
        cd rtl; $(MAKE) --no-print-directory
49
 
50
.PHONY: bench
51 13 dgisselq
bench: rtl
52
        cd bench/cpp; $(MAKE) --no-print-directory ddrsdram_tb
53 2 dgisselq
 
54
.PHONY: test
55 13 dgisselq
test: rtl bench
56 2 dgisselq
        cd bench/cpp; $(MAKE) --no-print-directory test
57 13 dgisselq
 
58
.PHONY: clean
59
clean:
60
        cd rtl; $(MAKE) --no-print-directory clean
61
        cd bench/cpp; $(MAKE) --no-print-directory clean

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.