OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [cpp/] [helloworld.cpp] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 dgisselq
////////////////////////////////////////////////////////////////////////////////
2
//
3
// Filename:    helloworld.cpp
4
//
5
// Project:     wbuart32, a full featured UART with simulator
6
//
7
// Purpose:     To demonstrate a useful Verilog file which could be used as a
8
//              toplevel program later, to demo the transmit UART.
9
//
10
// Creator:     Dan Gisselquist, Ph.D.
11
//              Gisselquist Technology, LLC
12
//
13
////////////////////////////////////////////////////////////////////////////////
14
//
15
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
16
//
17
// This program is free software (firmware): you can redistribute it and/or
18
// modify it under the terms of  the GNU General Public License as published
19
// by the Free Software Foundation, either version 3 of the License, or (at
20
// your option) any later version.
21
//
22
// This program is distributed in the hope that it will be useful, but WITHOUT
23
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
24
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
25
// for more details.
26
//
27
// You should have received a copy of the GNU General Public License along
28
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
29
// target there if the PDF file isn't present.)  If not, see
30
// <http://www.gnu.org/licenses/> for a copy.
31
//
32
// License:     GPL, v3, as defined and found on www.gnu.org,
33
//              http://www.gnu.org/licenses/gpl.html
34
//
35
//
36
////////////////////////////////////////////////////////////////////////////////
37
//
38
//
39
#include <stdio.h>
40
#include <fcntl.h>
41
#include <unistd.h>
42
#include <string.h>
43
#include <time.h>
44
#include <sys/types.h>
45
#include <signal.h>
46
#include "verilated.h"
47
#include "Vhelloworld.h"
48
#include "uartsim.h"
49
 
50
int     main(int argc, char **argv) {
51
        Verilated::commandArgs(argc, argv);
52
        Vhelloworld     tb;
53
        UARTSIM         *uart;
54
        int             port = 0;
55
        unsigned        setup = 25, testcount = 0;
56
 
57
        tb.i_setup = setup;
58
        uart = new UARTSIM(port);
59
        uart->setup(tb.i_setup);
60
 
61
        while(testcount++ < 0x7f000000) {
62
 
63
                tb.i_clk = 1;
64
                tb.eval();
65
                tb.i_clk = 0;
66
                tb.eval();
67
 
68
                (*uart)(tb.o_uart_tx);
69
        }
70
 
71
        printf("\n\nSimulation complete\n");
72
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.