OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [formal/] [Makefile] - Blame information for rev 20

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 20 dgisselq
################################################################################
2
##
3
## Filename:    Makefile
4
##
5
## Project:     wbuart32, a full featured UART with simulator
6
##
7
## Purpose:     To direct the formal verification of the UART (and FIFO)
8
##              sources.
9
##
10
## Targets:     The default target, all, tests all of the components defined
11
##              within this module.
12
##
13
## Creator:     Dan Gisselquist, Ph.D.
14
##              Gisselquist Technology, LLC
15
##
16
################################################################################
17
##
18
## Copyright (C) 2017, Gisselquist Technology, LLC
19
##
20
## This program is free software (firmware): you can redistribute it and/or
21
## modify it under the terms of  the GNU General Public License as published
22
## by the Free Software Foundation, either version 3 of the License, or (at
23
## your option) any later version.
24
##
25
## This program is distributed in the hope that it will be useful, but WITHOUT
26
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
27
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
28
## for more details.
29
##
30
## You should have received a copy of the GNU General Public License along
31
## with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
32
## target there if the PDF file isn't present.)  If not, see
33
##  for a copy.
34
##
35
## License:     GPL, v3, as defined and found on www.gnu.org,
36
##              http://www.gnu.org/licenses/gpl.html
37
##
38
################################################################################
39
##
40
##
41
TESTS := ufifo
42
.PHONY: $(TESTS)
43
all: $(TESTS)
44
RTL := ../../rtl
45
SMTBMC  := yosys-smtbmc
46
# SOLVER  := -s z3
47
SOLVER  := -s yices
48
# BMCARGS := --presat $(SOLVER)
49
BMCARGS := $(SOLVER)
50
INDARGS := $(SOLVER) -i
51
 
52
FIFO  := ufifo
53
TX    := txuartlite
54
 
55
$(FIFO).smt2: $(RTL)/$(FIFO).v
56
        yosys -ql $(FIFO).yslog -s $(FIFO).ys
57
 
58
$(TX).smt2: $(RTL)/$(TX).v
59
        yosys -ql $(TX).yslog -s $(TX).ys
60
 
61
$(FIFO) : $(FIFO).check
62
$(FIFO).check: $(FIFO).smt2
63
        $(SMTBMC) --presat $(BMCARGS) -t 24 --dump-vcd $(FIFO).vcd $(FIFO).smt2
64
        $(SMTBMC)          $(INDARGS) -t 24 --dump-vcd $(FIFO).vcd $(FIFO).smt2
65
        touch $@
66
 
67
$(TX) : $(TX).check
68
$(TX).check: $(TX).smt2
69
        $(SMTBMC) --presat $(BMCARGS) -t 200 --dump-vcd $(TX).vcd $(TX).smt2
70
        $(SMTBMC)          $(INDARGS) -t 200 --dump-vcd $(TX).vcd $(TX).smt2
71
        touch $@
72
 
73
 
74
.PHONY: clean
75
clean:
76
        rm -f  $(FIFO).smt2 $(FIFO)*.vcd
77
        rm -f  $(TX).smt2   $(TX)*.vcd
78
        rm -f *.check

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.