OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [formal/] [Makefile] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 20 dgisselq
################################################################################
2
##
3
## Filename:    Makefile
4
##
5
## Project:     wbuart32, a full featured UART with simulator
6
##
7
## Purpose:     To direct the formal verification of the UART (and FIFO)
8
##              sources.
9
##
10
## Targets:     The default target, all, tests all of the components defined
11
##              within this module.
12
##
13
## Creator:     Dan Gisselquist, Ph.D.
14
##              Gisselquist Technology, LLC
15
##
16
################################################################################
17
##
18 26 dgisselq
## Copyright (C) 2017-2019, Gisselquist Technology, LLC
19 20 dgisselq
##
20
## This program is free software (firmware): you can redistribute it and/or
21
## modify it under the terms of  the GNU General Public License as published
22
## by the Free Software Foundation, either version 3 of the License, or (at
23
## your option) any later version.
24
##
25
## This program is distributed in the hope that it will be useful, but WITHOUT
26
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
27
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
28
## for more details.
29
##
30
## You should have received a copy of the GNU General Public License along
31
## with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
32
## target there if the PDF file isn't present.)  If not, see
33
##  for a copy.
34
##
35
## License:     GPL, v3, as defined and found on www.gnu.org,
36
##              http://www.gnu.org/licenses/gpl.html
37
##
38
################################################################################
39
##
40
##
41 26 dgisselq
TESTS := ufifo txuartlite rxuartlite txuart
42 20 dgisselq
.PHONY: $(TESTS)
43
all: $(TESTS)
44
RTL := ../../rtl
45
 
46
FIFO  := ufifo
47 26 dgisselq
TX    := txuart
48
TXLITE:= txuartlite
49 22 dgisselq
RX    := rxuartlite
50 20 dgisselq
 
51 26 dgisselq
.PHONY: $(FIFO) $(TX) $(RX) $(TXLITE)
52
$(FIFO): $(FIFO)/PASS
53
$(TX): $(TX)/PASS
54
$(RX): $(RX)_prf/PASS $(RX)_cvr/PASS
55
$(TXLITE): $(TXLITE)_cvr/PASS $(TXLITE)_prf/PASS
56 20 dgisselq
 
57 26 dgisselq
$(TX)/PASS:     $(TX).sby $(RTL)/$(TX).v
58
        sby -f $(TX).sby
59 20 dgisselq
 
60 26 dgisselq
$(RX)_prf/PASS:     $(RX).sby $(RTL)/$(RX).v
61
        sby -f $(RX).sby prf
62
$(RX)_cvr/PASS:     $(RX).sby $(RTL)/$(RX).v
63
        sby -f $(RX).sby cvr
64 22 dgisselq
 
65 26 dgisselq
$(TXLITE)_cvr/PASS:     $(TXLITE).sby $(RTL)/$(TXLITE).v
66
        sby -f $(TXLITE).sby cvr
67
$(TXLITE)_prf/PASS:     $(TXLITE).sby $(RTL)/$(TXLITE).v
68
        sby -f $(TXLITE).sby prf
69 20 dgisselq
 
70 26 dgisselq
$(FIFO)/PASS:   $(FIFO).sby $(RTL)/$(FIFO).v
71
        sby -f $(FIFO).sby
72 20 dgisselq
 
73
.PHONY: clean
74
clean:
75 26 dgisselq
        rm -rf $(FIFO)/ $(RX)_*/ $(TX)/ $(TXLITE)_cvr/ $(TXLITE)_prf/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.