OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [formal/] [rxuartlite.sby] - Blame information for rev 23

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 dgisselq
[tasks]
2
one
3
two
4
 
5
[options]
6
mode prove
7
multiclock on
8
one: depth   20
9
two: depth  120
10
 
11
[engines]
12
smtbmc
13
 
14
[script]
15 23 dgisselq
read -define F_OPT_CLK2FFLOGIC
16
read -define RXUARTLITE
17
one: read -sv              -formal rxuartlite.v
18
two: read -sv -D PHASE_TWO -formal rxuartlite.v
19 22 dgisselq
chparam -set CLOCKS_PER_BAUD 16 rxuartlite
20
prep -top rxuartlite
21
# opt_merge -share_all
22
 
23
[files]
24
../../rtl/rxuartlite.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.