OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [rtl/] [Makefile] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
################################################################################
2
##
3
## Filename:    Makefile
4
##
5
## Project:     wbuart32, a full featured UART with simulator
6
##
7
## Purpose:     To direct the Verilator build of the SoC sources.  The result
8
##              is C++ code (built by Verilator), that is then built (herein)
9
##      into a library.
10
##
11
## Targets:     The default target, all, builds the target test, which includes
12
##              the libraries necessary for Verilator testing.
13
##
14
## Creator:     Dan Gisselquist, Ph.D.
15
##              Gisselquist Technology, LLC
16
##
17
################################################################################
18
##
19
## Copyright (C) 2015-2016, Gisselquist Technology, LLC
20
##
21
## This program is free software (firmware): you can redistribute it and/or
22
## modify it under the terms of  the GNU General Public License as published
23
## by the Free Software Foundation, either version 3 of the License, or (at
24
## your option) any later version.
25
##
26
## This program is distributed in the hope that it will be useful, but WITHOUT
27
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
28
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
29
## for more details.
30
##
31
## You should have received a copy of the GNU General Public License along
32
## with this program.  (It's in the $(ROOT)/doc directory, run make with no
33
## target there if the PDF file isn't present.)  If not, see
34
##  for a copy.
35
##
36
## License:     GPL, v3, as defined and found on www.gnu.org,
37
##              http://www.gnu.org/licenses/gpl.html
38
##
39
################################################################################
40
##
41
##
42
all:    test
43
YYMMDD=`date +%Y%m%d`
44
CXX   := g++
45
FBDIR := .
46
VDIRFB:= $(FBDIR)/obj_dir
47 18 dgisselq
VERILATOR := verilator
48 2 dgisselq
 
49
.PHONY: test
50
test: $(VDIRFB)/Vtxuart__ALL.a
51
test: $(VDIRFB)/Vrxuart__ALL.a
52 5 dgisselq
test: $(VDIRFB)/Vwbuart__ALL.a
53 15 dgisselq
test: $(VDIRFB)/Vtxuartlite__ALL.a
54
test: $(VDIRFB)/Vrxuartlite__ALL.a
55 2 dgisselq
 
56
$(VDIRFB)/Vrxuart__ALL.a: $(VDIRFB)/Vrxuart.h $(VDIRFB)/Vrxuart.cpp
57
$(VDIRFB)/Vrxuart__ALL.a: $(VDIRFB)/Vrxuart.mk
58
$(VDIRFB)/Vrxuart.h $(VDIRFB)/Vrxuart.cpp $(VDIRFB)/Vrxuart.mk: rxuart.v
59
 
60 15 dgisselq
$(VDIRFB)/Vrxuartlite__ALL.a: $(VDIRFB)/Vrxuartlite.h $(VDIRFB)/Vrxuartlite.cpp
61
$(VDIRFB)/Vrxuartlite__ALL.a: $(VDIRFB)/Vrxuartlite.mk
62
$(VDIRFB)/Vrxuartlite.h $(VDIRFB)/Vrxuartlite.cpp $(VDIRFB)/Vrxuartlite.mk: rxuartlite.v
63
 
64 2 dgisselq
$(VDIRFB)/Vtxuart__ALL.a: $(VDIRFB)/Vtxuart.h $(VDIRFB)/Vtxuart.cpp
65
$(VDIRFB)/Vtxuart__ALL.a: $(VDIRFB)/Vtxuart.mk
66
$(VDIRFB)/Vtxuart.h $(VDIRFB)/Vtxuart.cpp $(VDIRFB)/Vtxuart.mk: txuart.v
67
 
68 15 dgisselq
$(VDIRFB)/Vtxuartlite__ALL.a: $(VDIRFB)/Vtxuartlite.h $(VDIRFB)/Vtxuartlite.cpp
69
$(VDIRFB)/Vtxuartlite__ALL.a: $(VDIRFB)/Vtxuartlite.mk
70
$(VDIRFB)/Vtxuartlite.h $(VDIRFB)/Vtxuartlite.cpp $(VDIRFB)/Vtxuartlite.mk: txuartlite.v
71
 
72 5 dgisselq
$(VDIRFB)/Vwbuart__ALL.a: $(VDIRFB)/Vwbuart.h $(VDIRFB)/Vwbuart.cpp
73
$(VDIRFB)/Vwbuart__ALL.a: $(VDIRFB)/Vwbuart.mk
74
$(VDIRFB)/Vwbuart.h $(VDIRFB)/Vwbuart.cpp $(VDIRFB)/Vwbuart.mk: wbuart.v ufifo.v txuart.v rxuart.v
75
 
76 2 dgisselq
$(VDIRFB)/V%.cpp $(VDIRFB)/V%.h $(VDIRFB)/V%.mk: $(FBDIR)/%.v
77 18 dgisselq
        $(VERILATOR) -Wall -cc $*.v
78 2 dgisselq
 
79
$(VDIRFB)/V%__ALL.a: $(VDIRFB)/V%.mk
80
        cd $(VDIRFB); make -f V$*.mk
81
 
82
.PHONY: clean
83
clean:
84
        rm -rf $(VDIRFB)/*.mk
85
        rm -rf $(VDIRFB)/*.cpp
86
        rm -rf $(VDIRFB)/*.h
87
        rm -rf $(VDIRFB)/
88
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.