| 1 |
5 |
specular |
Wire-Frame 3D Graphics Accelerator IP Core
|
| 2 |
|
|
Project Monophony
|
| 3 |
|
|
================================================
|
| 4 |
|
|
Author: Kenji Ishimaru
|
| 5 |
|
|
|
| 6 |
|
|
System Setup:
|
| 7 |
|
|
------------------------------------------
|
| 8 |
|
|
ZedBoard
|
| 9 |
|
|
Configuration Modes: JTAG(JP7-JP11 are all GND).
|
| 10 |
|
|
Connect Display device to D-sub25 pin VGA output.
|
| 11 |
|
|
|
| 12 |
|
|
Directories:
|
| 13 |
|
|
------------------------------------------
|
| 14 |
|
|
rtl:
|
| 15 |
|
|
zedboard: Dedicated RTL for ZedBoard system implementation.
|
| 16 |
|
|
axi_cmn: AXI bridges
|
| 17 |
|
|
fm_hvc: VGA Controller
|
| 18 |
|
|
|
| 19 |
|
|
synth/zedboard:
|
| 20 |
|
|
Vivado project data.
|
| 21 |
|
|
The data is tested on Vivado v2015.6(64-bit) Windows
|
| 22 |
|
|
|
| 23 |
|
|
How to Build FPGA Data
|
| 24 |
|
|
------------------------------------------
|
| 25 |
|
|
1. Run Vivado Console
|
| 26 |
|
|
(For example, run the Windows command prompt, then execute settings64.bat
|
| 27 |
|
|
in the Vivado installation directory.)
|
| 28 |
|
|
|
| 29 |
|
|
2. Chenge direcroty to implement/synth/zedboard
|
| 30 |
|
|
|
| 31 |
|
|
3. Run run.bat
|
| 32 |
|
|
|
| 33 |
|
|
zed_base_wrapper.bit will be generated.
|
| 34 |
|
|
|
| 35 |
|
|
How to build Xilinx SDK Project
|
| 36 |
|
|
------------------------------------------
|
| 37 |
|
|
The following steps import existing demo application projects to Xilinx SDK.
|
| 38 |
|
|
|
| 39 |
|
|
1. run launch_sdk.tcl. This tcl script imports hardware Specification.
|
| 40 |
|
|
$vivado -m64 -mode batch -source launch_sdk.tcl
|
| 41 |
|
|
|
| 42 |
|
|
2. On the Xilnx SDK Workspace Launcher, set Workspace to
|
| 43 |
|
|
"(your wf3d directry)/implement/synth/zedboard/sdk"
|
| 44 |
|
|
|
| 45 |
|
|
3. Generate BSP by default settings
|
| 46 |
|
|
Xilnx SDK->File->New->Board Support Package,
|
| 47 |
|
|
|
| 48 |
|
|
Project name: standalone_bsp_0
|
| 49 |
|
|
Use default location: ON
|
| 50 |
|
|
Target Hardware:
|
| 51 |
|
|
Hardware Platform: zed_base_wrapper_hw_platform_0
|
| 52 |
|
|
CPU: ps7_cortexa9_0
|
| 53 |
|
|
Board Support Package OS:
|
| 54 |
|
|
standalone
|
| 55 |
|
|
|
| 56 |
|
|
Finally, standalone_bsp_0 will be generated.
|
| 57 |
|
|
4. Import existing projects
|
| 58 |
|
|
Xilnx SDK->File->Import...
|
| 59 |
|
|
General->Existing Projects into Workspace
|
| 60 |
|
|
Select root directory:"(your wf3d directry)/implement/synth/zedboard/sdk"
|
| 61 |
|
|
|
| 62 |
|
|
After the projects are imported, the Project Explorer looks as follows:
|
| 63 |
|
|
----------
|
| 64 |
|
|
bear
|
| 65 |
|
|
cubes
|
| 66 |
|
|
hand
|
| 67 |
|
|
space_ship
|
| 68 |
|
|
simple_cube
|
| 69 |
|
|
----------
|
| 70 |
|
|
|
| 71 |
|
|
5. Build projects
|
| 72 |
|
|
For all projects, set active configuration as Rlease:
|
| 73 |
|
|
Build Configurations->Set Active->Release
|
| 74 |
|
|
then, build all projects.
|
| 75 |
|
|
Project->Build All
|
| 76 |
|
|
|
| 77 |
|
|
**VERY IMPORTANT**
|
| 78 |
|
|
Debug configuration is NOT implemented.
|
| 79 |
|
|
Run the demos
|
| 80 |
|
|
------------------------------------------
|
| 81 |
|
|
1. Run load_fpga.tcl. This tcl script downloads zed_base_wrapper.bit to ZedBoard
|
| 82 |
|
|
$vivado -m64 -mode batch -source load_fpga.tcl
|
| 83 |
|
|
|
| 84 |
|
|
2. On the Xilinx SDK, selsect one project and run the demo.
|
| 85 |
|
|
for example, select simple_cube->right click->
|
| 86 |
|
|
Run as->Launch on Hardware(System Debugger)
|
| 87 |
|
|
|
| 88 |
|
|
|
