Subversion Repositories wf3d

//=======================================================================

// Project Monophony

//   Wire-Frame 3D Graphics Accelerator IP Core

//

// File:

//   fm_ififo.v

//

// Abstract:

//   FIFO for Memory Interconnect

//

// Author:

//   Kenji Ishimaru (info.info.wf3d@gmail.com)

//

//======================================================================

//

// Copyright (c) 2016, Kenji Ishimaru

// All rights reserved.

//

// Redistribution and use in source and binary forms, with or without

// modification, are permitted provided that the following conditions are met:

//

//  -Redistributions of source code must retain the above copyright notice,

//   this list of conditions and the following disclaimer.

//  -Redistributions in binary form must reproduce the above copyright notice,

//   this list of conditions and the following disclaimer in the documentation

//   and/or other materials provided with the distribution.

//

// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,

// THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR

// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR

// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,

// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,

// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;

// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,

// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR

// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,

// EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

//

// Revision History

module fm_ififo (

  clk_core,

  rst_x,

  i_wstrobe,

  i_dt,

  o_full,

  i_renable,

  o_dt,

  o_empty

);

// set default parameters

parameter WIDTH = 32;

////////////////////////////

// I/O definitions

////////////////////////////

input         i_wstrobe;      // write strobe

input  [WIDTH-1:0] i_dt;      // write data

output        o_full;         // write data full

input         i_renable;      // read enable

output [WIDTH-1:0] o_dt;      // read data

output        o_empty;        // read data empty

input         clk_core;        // system clock

input         rst_x;          // system reset

/////////////////////////

//  Register definitions

/////////////////////////

reg [2:0] rs_write_counter;

reg [2:0] rs_read_counter;

// data registers

reg [WIDTH-1:0] rs_data_buffer[0:4];  // only 5 data

reg [2:0] rs_status;

/////////////////////////

//  wire definitions

/////////////////////////

wire             o_full;

wire             o_empty;

wire [WIDTH-1:0] o_dt;

wire [1:0]       w_status;

wire             w_we;

wire             w_re;

reg [2:0] w_next_write_counter;

reg [2:0] w_next_read_counter;

/////////////////////////

//  assign statements

/////////////////////////

assign o_full  = (rs_status == 5);

assign o_empty = (rs_status == 0);

assign o_dt = rs_data_buffer[rs_read_counter];

assign w_we = !o_full & i_wstrobe;

assign w_re = i_renable & !o_empty;

assign w_status = {w_re,w_we};

always @(*) begin

  if (rs_write_counter == 3'd4) w_next_write_counter = 3'd0;

  else w_next_write_counter = rs_write_counter +1'b1;

end

always @(*) begin

 if (rs_read_counter == 3'd4) w_next_read_counter = 3'd0;

 else w_next_read_counter = rs_read_counter +1'b1;

end

////////////////////////

// Behaviour

///////////////////////

  // write side

  always @(posedge clk_core or negedge rst_x) begin

    if (~rst_x) begin

      rs_write_counter <= 'd0;

    end else begin

      if (w_we) begin

        rs_write_counter <= w_next_write_counter;

      end

    end

  end

  integer i;

  always @(posedge clk_core or negedge rst_x) begin

    if (~rst_x) begin

      for (i = 0; i < 5; i = i + 1) begin

        rs_data_buffer[i] <= 0;

      end

    end else begin

      if (w_we) begin

        rs_data_buffer[rs_write_counter] <= i_dt;

      end

    end

  end

  // read side

  always @(posedge clk_core or negedge rst_x) begin

    if (~rst_x) begin

      rs_read_counter <= 'd0;

    end else begin

      if (w_re) begin

        rs_read_counter <= w_next_read_counter;

      end

    end

  end

  // status counter

  always @(posedge clk_core or negedge rst_x) begin

    if (~rst_x) begin

      rs_status <= 'd0;

    end else begin

      case (w_status)

        2'b01:  rs_status <= rs_status + 1'b1; // write

        2'b10:  rs_status <= rs_status - 1'b1; // read

        default:  rs_status <= rs_status;      // nothing to do 

      endcase

    end

  end

endmodule