OpenCores
URL https://opencores.org/ocsvn/wf3d/wf3d/trunk

Subversion Repositories wf3d

[/] [wf3d/] [trunk/] [readme.txt] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 specular
Wire-Frame 3D Graphics Accelerator IP Core
2
Project Monophony
3
================================================
4 9 specular
Author: Kenji Ishimaru 
5 2 specular
 
6 5 specular
2016/09/19
7
Sample implementation for ZedBoard is added.
8
 
9 4 specular
2016/08/14
10
new demo appication is added.
11
 
12 2 specular
2015/09/30
13
 
14
Overview
15
------------------------------------------
16
This IP Core is a wire-frame 3D hardware accelerator.
17
 
18
Features:
19
 - Hardware Geometry Engine and Rasterizer
20
   - Model-View-Projection matrix transformation
21
   - Clipping
22
   - Back-face culling
23
   - Viewport mapping
24
   - Wire-Frame rasterization with 8 bit color
25
   - DMAC for reading 3D object vertices
26
     - support triangle format only.
27
       (does NOT support triangle strip, point, line etc.)
28
  - Screen size: up to 2014 x 1536(QXGA)
29
  - Small logic consumption
30
  - Low bandwidth requirement
31
 
32
The IP Core does NOT support:
33
 - Memory clear DMAC
34
 - Filled triangle rasterization
35
 - Texture mapping
36
 - Lighting
37
 
38
Additional resources:
39 5 specular
 - Sample FPGA system implementation (DE0/ZedBoard)
40 2 specular
   - with original VGA controller
41
 - Demo applications
42
 - C API for controlling 3D scene
43
 - 3D model convert script
44
 
45
For more details,
46
please see doc/3DGraphics_IPCore_Specification.pdf.
47
 
48
 
49
Directories
50
---------------------------------------
51
 
52
The directory structure looks as follows:
53
doc/            - Documentation
54
rtl/            - HDL source code
55
scenario/       - Simulation test benches
56
bin/            - Simulation scripts
57
sim_work/       - Simulation work directory
58 5 specular
implement/      - FPGA implementation example (DE0/ZedBoard)
59 2 specular
tool/           - 3D model convert tool and sample.
60
clib/           - C API source code
61
demo_app/       - Demo applications
62
 
63
IP Core Source Code
64
----------------------------
65
The IP Core is written by verilog-HDL. The source code is Vendor independent.
66
does not require any Vendor specific module.
67
 
68
Simulation
69
----------------------------
70
scenario directory contains simple rendering bench.
71
the rendering result  is converted to bmp file.
72
 
73
For more details, please see sim_work/readme.txt
74
 
75
FPGA Sample Implementation
76
----------------------------
77
FPGA system implementation sample is available.
78
The target board is DE0.
79 5 specular
The project data is tested on Quartus II Version 13.1.
80
For more details, please see implement/readme_de0.txt
81 2 specular
 
82 5 specular
The other target board is Zedboard.
83
The project data is tested on Vivado v2015.6(64-bit) Windows.
84
For more details, please see implement/readme_zedboard.txt
85 2 specular
 
86
Graphics C API
87
----------------------------
88
clib/ contains C API source code for this IP Core.
89
The API controls 3D scene, and controls IP Core by register configuration.
90
 
91
For more details,
92
please see doc/3DGraphics_C_Library_Specification.pdf.
93
 
94
 
95
Demo Application
96
----------------------------
97
demo_app/ contains demo applications.
98
simple_cube: rotating cube demo
99
main_cubes:  rotating cubes. matrix push/pop demo
100
main_bear:   bear characters
101
main_hand:   hand animation
102
 
103
Screen shots of these demos are available in screen_shot/
104
 
105
3D Data Tool
106
----------------------------
107
tool/objcnv.pl perl script convertes .obj format 3D data to
108
C float array format, and output as C header file.
109
 
110
For more details, please see tool/readme.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.