URL
https://opencores.org/ocsvn/wishbone_spi_flash_interface/wishbone_spi_flash_interface/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
jclaytons |
1. All of the SPI FLASH interface modules are in "spi_pack.vhd"
|
2 |
|
|
2. The file "spi_flash_sim.txt" is used to define the contents of the
|
3 |
|
|
simulated SPI FLASH device which is used in the testbench.
|
4 |
|
|
3. The testbench is part of the larger design
|
5 |
|
|
"spi_flash_interface_used_in_larger_FPGA_setting_for_register_initialization"
|
6 |
|
|
which is a .zip file containing many VHDL source files.
|
7 |
|
|
|
8 |
|
|
The SPI FLASH interface is used in the larger design to automatically
|
9 |
|
|
read the SPI FLASH, and provide ASCII command characters through a UART
|
10 |
|
|
which feeds a serial command interface.
|
11 |
|
|
|
12 |
|
|
The testbench essentially emulates a UART by reading a file. The serial
|
13 |
|
|
characters are used to issue commands which can exercise the various
|
14 |
|
|
parts of the design. The file which feeds the commands to the design
|
15 |
|
|
under test is called "rs232_test_in.txt" and the results file of
|
16 |
|
|
serial response characters is "rs232_test_out.txt" The files are
|
17 |
|
|
contained within the /testbench subfolder.
|
18 |
|
|
|
19 |
|
|
The operation of the larger design is too complicated to explain here,
|
20 |
|
|
but please read the code in spi_pack.vhd, it has comments that explain
|
21 |
|
|
many aspects of the unit's operation.
|
22 |
|
|
|
23 |
|
|
Enjoy!
|
24 |
|
|
|
25 |
|
|
John Clayton
|
26 |
|
|
September 6th, 2013.
|
27 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.