OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk
onerror {resume} quietly WaveActivateNextPane {} 0 add wave -noupdate /DP_RAM_XILINX_512_tb/status add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/CLKA add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/ADDRA add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/DINA add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/WEA add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/CLKB add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/ADDRB add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/ENB add wave -noupdate /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/DOUTB TreeUpdate [SetDefaultTree] WaveRestoreCursors {{Cursor 1} {0 ps} 0} configure wave -namecolwidth 197 configure wave -valuecolwidth 106 configure wave -justifyvalue left configure wave -signalnamewidth 1 configure wave -snapdistance 10 configure wave -datasetprefix 0 configure wave -rowmargin 4 configure wave -childrowmargin 2 configure wave -gridoffset 0 configure wave -gridperiod 1 configure wave -griddelta 40 configure wave -timeline 0 configure wave -timelineunits ps update WaveRestoreZoom {0 ps} {9464063 ps}

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [coregen/] [DP_RAM_XILINX_512/] [simulation/] [functional/] [wave_mti.do] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.