OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk
/**********************************************************************/ /* ____ ____ */ /* / /\/ / */ /* /___/ \ / */ /* \ \ \/ */ /* \ \ Copyright (c) 2003-2009 Xilinx, Inc. */ /* / / All Right Reserved. */ /* /---/ /\ */ /* \ \ / \ */ /* \___\/\___\ */ /***********************************************************************/ /* This file is designed for use with ISim build 0x7708f090 */ #define XSI_HIDE_SYMBOL_SPEC true #include "xsi.h" #include #ifdef __GNUC__ #include #else #include #define alloca _alloca #endif static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/BUFFER_COUNTER_READ.vhd"; extern char *DZX_P_3728046382; char *dzx_p_3728046382_sub_3251038083_2632892140(char *, char *, char *, char *, char *, char *); static void work_a_2935597811_1181938964_p_0(char *t0) { char t17[16]; char t18[16]; char *t1; char *t2; unsigned char t3; unsigned char t4; char *t5; char *t6; char *t7; char *t8; char *t9; char *t10; unsigned char t11; unsigned char t12; unsigned char t13; unsigned char t14; char *t15; char *t16; int t19; unsigned int t20; unsigned int t21; char *t22; char *t23; char *t24; LAB0: xsi_set_current_line(66, ng0); t1 = (t0 + 1192U); t2 = *((char **)t1); t3 = *((unsigned char *)t2); t4 = (t3 == (unsigned char)0); if (t4 != 0) goto LAB2; LAB4: t1 = (t0 + 1472U); t4 = xsi_signal_has_event(t1); if (t4 == 1) goto LAB7; LAB8: t3 = (unsigned char)0; LAB9: if (t3 != 0) goto LAB5; LAB6: LAB3: t1 = (t0 + 3560); *((int *)t1) = 1; LAB1: return; LAB2: xsi_set_current_line(67, ng0); t1 = (t0 + 5925); t6 = (t0 + 3656); t7 = (t6 + 56U); t8 = *((char **)t7); t9 = (t8 + 56U); t10 = *((char **)t9); memcpy(t10, t1, 9U); xsi_driver_first_trans_fast(t6); goto LAB3; LAB5: xsi_set_current_line(70, ng0); t2 = (t0 + 1352U); t6 = *((char **)t2); t13 = *((unsigned char *)t6); t14 = (t13 == (unsigned char)1); if (t14 != 0) goto LAB10; LAB12: t1 = (t0 + 1032U); t2 = *((char **)t1); t3 = *((unsigned char *)t2); t4 = (t3 == (unsigned char)1); if (t4 != 0) goto LAB13; LAB14: xsi_set_current_line(75, ng0); t1 = (t0 + 1832U); t2 = *((char **)t1); t1 = (t0 + 3656); t5 = (t1 + 56U); t6 = *((char **)t5); t7 = (t6 + 56U); t8 = *((char **)t7); memcpy(t8, t2, 9U); xsi_driver_first_trans_fast(t1); LAB11: goto LAB3; LAB7: t2 = (t0 + 1512U); t5 = *((char **)t2); t11 = *((unsigned char *)t5); t12 = (t11 == (unsigned char)1); t3 = t12; goto LAB9; LAB10: xsi_set_current_line(71, ng0); t2 = (t0 + 5934); t8 = (t0 + 3656); t9 = (t8 + 56U); t10 = *((char **)t9); t15 = (t10 + 56U); t16 = *((char **)t15); memcpy(t16, t2, 9U); xsi_driver_first_trans_fast(t8); goto LAB11; LAB13: xsi_set_current_line(73, ng0); t1 = (t0 + 1832U); t5 = *((char **)t1); t1 = (t0 + 5888U); t6 = (t0 + 5943); t8 = (t18 + 0U); t9 = (t8 + 0U); *((int *)t9) = 0; t9 = (t8 + 4U); *((int *)t9) = 8; t9 = (t8 + 8U); *((int *)t9) = 1; t19 = (8 - 0); t20 = (t19 * 1); t20 = (t20 + 1); t9 = (t8 + 12U); *((unsigned int *)t9) = t20; t9 = dzx_p_3728046382_sub_3251038083_2632892140(DZX_P_3728046382, t17, t5, t1, t6, t18); t10 = (t17 + 12U); t20 = *((unsigned int *)t10); t21 = (1U * t20); t11 = (9U != t21); if (t11 == 1) goto LAB15; LAB16: t15 = (t0 + 3656); t16 = (t15 + 56U); t22 = *((char **)t16); t23 = (t22 + 56U); t24 = *((char **)t23); memcpy(t24, t9, 9U); xsi_driver_first_trans_fast(t15); goto LAB11; LAB15: xsi_size_not_matching(9U, t21, 0); goto LAB16; } static void work_a_2935597811_1181938964_p_1(char *t0) { char *t1; char *t2; char *t3; char *t4; char *t5; char *t6; char *t7; LAB0: xsi_set_current_line(81, ng0); LAB3: t1 = (t0 + 1832U); t2 = *((char **)t1); t1 = (t0 + 3720); t3 = (t1 + 56U); t4 = *((char **)t3); t5 = (t4 + 56U); t6 = *((char **)t5); memcpy(t6, t2, 9U); xsi_driver_first_trans_fast_port(t1); LAB2: t7 = (t0 + 3576); *((int *)t7) = 1; LAB1: return; LAB4: goto LAB2; } extern void work_a_2935597811_1181938964_init() { static char *pe[] = {(void *)work_a_2935597811_1181938964_p_0,(void *)work_a_2935597811_1181938964_p_1}; xsi_register_didat("work_a_2935597811_1181938964", "isim/testbench_isim_beh.exe.sim/work/a_2935597811_1181938964.didat"); xsi_register_executes(pe); }

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_2935597811_1181938964.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.