OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [Makefile] - Blame information for rev 117

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 dgisselq
################################################################################
2
##
3 79 dgisselq
## Filename:    Makefile
4 18 dgisselq
##
5
## Project:     XuLA2 board
6
##
7 79 dgisselq
## Purpose:     A master project makefile.  It tries to build all targets
8
##              within the project, mostly by directing subdirectory makes.
9 18 dgisselq
##
10
##
11
## Creator:     Dan Gisselquist, Ph.D.
12
##              Gisselquist Technology, LLC
13
##
14
################################################################################
15
##
16
## Copyright (C) 2015, Gisselquist Technology, LLC
17
##
18
## This program is free software (firmware): you can redistribute it and/or
19
## modify it under the terms of  the GNU General Public License as published
20
## by the Free Software Foundation, either version 3 of the License, or (at
21
## your option) any later version.
22
##
23
## This program is distributed in the hope that it will be useful, but WITHOUT
24
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
## for more details.
27
##
28
## License:     GPL, v3, as defined and found on www.gnu.org,
29
##              http:##www.gnu.org/licenses/gpl.html
30
##
31
##
32
################################################################################
33
##
34
##
35 6 dgisselq
.PHONY: all
36 117 dgisselq
all:    datestamp verilated sw bench
37 6 dgisselq
# Could also depend upon load, if desired, but not necessary
38
BENCH := `find bench -name Makefile` `find bench -name "*.cpp"` `find bench -name "*.h"`
39
RTL   := `find rtl -name "*.v"` `find rtl -name Makefile`
40
NOTES := `find . -name "*.txt"` `find . -name "*.html"`
41
SW    := `find sw -name "*.cpp"` `find sw -name "*.h"`  \
42
        `find sw -name "*.sh"` `find sw -name "*.py"`   \
43
        `find sw -name "*.pl"` `find sw -name Makefile`
44 79 dgisselq
DEVSW := `find sw-board -name "*.cpp"` `find sw-board -name "*.h" \
45
        `find sw-board -name Makefile`
46 6 dgisselq
PROJ  := xilinx/xula.prj xilinx/xula.xise xilinx/xula.xst       \
47
        xilinx/xula.ut xilinx/Makefile
48
BIN  := `find xilinx -name "*.bit"`
49
CONSTRAINTS := xula.ucf
50
YYMMDD:=`date +%Y%m%d`
51
 
52 39 dgisselq
.PHONY: datestamp
53
datestamp:
54 79 dgisselq
        @bash -c 'if [ ! -e $(YYMMDD)-build.v ]; then rm 20??????-build.v; perl xilinx/mkdatev.pl > $(YYMMDD)-build.v; rm -f rtl/builddate.v; fi'
55
        @bash -c 'if [ ! -e rtl/builddate.v ]; then cd rtl; cp ../$(YYMMDD)-build.v builddate.v; fi'
56 6 dgisselq
 
57
.PHONY: archive
58
archive:
59
        tar --transform s,^,$(YYMMDD)-xula/, -chjf $(YYMMDD)-xula.tjz $(BENCH) $(SW) $(RTL) $(NOTES) $(PROJ) $(BIN) $(CONSTRAINTS)
60
 
61 106 dgisselq
.PHONY: rtl
62
rtl: verilated
63 6 dgisselq
.PHONY: verilated
64
verilated:
65 39 dgisselq
        cd rtl ; $(MAKE) --no-print-directory
66 6 dgisselq
 
67 79 dgisselq
.PHONY: bench
68 117 dgisselq
bench: rtl
69
        cd bench/cpp ; $(MAKE) --no-print-directory
70 79 dgisselq
 
71 39 dgisselq
.PHONY: sw
72
sw:
73
        cd sw ; $(MAKE) --no-print-directory
74
 
75 6 dgisselq
.PHONY: bit
76
bit:
77 39 dgisselq
        cd xilinx ; $(MAKE) --no-print-directory xula.bit
78 6 dgisselq
 
79
.PHONY: load
80
load:   bit
81
        xsload -b xula2-lx25 --fpga xilinx/xula.bit
82
 
83
.PHONY: xload
84
xload:
85
        xsload -b xula2-lx25 --fpga xilinx/toplevel.bit
86
 
87
.PHONY: timing
88
timing:
89 39 dgisselq
        cd xilinx ; $(MAKE) --no-print-directory timing
90 6 dgisselq
 
91
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.